
2022/2023



Electronic Systems Notes

Noise, advanced Operational Amplifiers and circuits, Sample&Hold circuits, advanced DAC and ADC converters,

Franco Zappa



I took these notes after rewatching carefully ALL the lessons and included the book parts for missing explanations. But keep in mind there might be errors and inaccuracies. Take a look also at the exercises and summaries collections.

« Everybody asks "Mamma, dov'è quello, mamma, dov'è questo?" , but nobody asks "Ciao Mamma, come stai?" »

«I liked this course so much that I took it 2 times » -average ES student

«ABBAndonate ogni speranza voi che vi iscrivete» -Dante

Honest, not asked for, **REVIEW OF THE COURSE**

A NEEDED PREFACE

I shall start mentioning that I'm an automation engineering student that took this course by choice. Looking back, I wouldn't make that choice.

Indeed the course it's difficult enough for electronic eng. students, so it's fair to say that my different background may have intensified the struggles. Anyway most of the problems come from the prof and not from the subject, that I personally found interesting.

LECTURES

Starting from the lectures, that are basically a compilation of repetitive sounds, not funny jokes, stupid and overcomplicated examples and schemes sketched at the speed of lights. The slides suck, the book too, the songs in it too.

EXERCISES

I think the prof also underestimated the exercise sessions, since, at least this year, he covered the majority of them. Indeed they're done too fast, the solutions are often dispersive and not focused on defined requests, this makes it difficult to understand the reasoning and the method behind the solution. The assistants are competent, I wished Zappa could have give them more space, and let them do most of the exercises.


EXAM AND PROJECT

The project, in my opinion, is kinda useless. I mean it's fine to learn how to use a new software, but the fact that in the end it's just used to solve a simple example make it useless. They should probably get rid of it or assign a more serious project that maybe takes up more point at the oral exam. Indeed, I think that, for the number of hours assigned to theoretical lectures wrt exercises, it would be more fair to value more the oral (not just ± 3), since the theory also requires a lot of time and the written test is 50% luck and 50% Shrek.

In the end, if you have the possibility to do some course ZAPPing, <u>don't</u> choose this course. (R.I.P. the ones who have it as mandatory).

CONTENTS

- ES01_BASICS
- ES02_NEGATIVE FEEDBACK
- ES03_OpAmp STAGES
- ES04_FREQUENCY COMPENSATION
- ES05_NOISE
- ES06_INA
- ES07_CFA
- ES08_OTA, ISO and NORTON
- ES09_SAMPLING
- ES10_SH circuits
- ES11_MUX and DIGPOT
- ES12_DAC
- ES13_ADC
- ES14_Advanced ADC



Capitors

· Definition:

Capacitor:

In both digital and analog electronic circuits a capacitor is a fundamental element. It enables the filtering of signals and it provides a fundamental memory element. The capacitor is an element that stores energy in an electric field.

The circuit symbol and associated electrical variables for the capacitor is shown on Figure 1.





Figure 1. Circuit symbol for capacitor

The capacitor may be modeled as two conducting plates separated by a dielectric as shown on Figure 2.

When a voltage v is applied across the plates, a charge +q accumulates on one plate and a charge -q on the other.



Formalas · ELECTRIC FIELD gonorated accross the plate: $E = \frac{1}{\epsilon A}$ $C = \underline{EA}$ · CAPACITANCE: . VOLTAGE accross the capacitor plates: $v = Ed = \frac{1}{2}d = \frac{1}{2}d$ CURRENT Flowing into the capacitor: $i = \frac{dq}{dt} = \frac{d}{dt} \left(\frac{eAv}{dt} \right) = \frac{eAdv}{dt} = \frac{e}{dt} \frac{dv}{dt}$ Ex. RC circuit Steady State (DC) Transient Period Vs 0.98Vs t=0 **Capacitor Charging** 0.63Vs Voltage 0.5Vs t Vs C 0.7T 6T Time ЗT 2T 4T Time Constant, (T) $i = \frac{Vs}{R}$ Capacitor Fully Charged + Capacitor Charging 0.5i area: Current 0.37 1001 $ilt) dt = Q = C \cdot V$ 6T Time. 2T 0 3T **4**T

0.7T Time Constant, (T) • Values: $1_pF \div 1000 \mu F$ T=RC · Tollorances: 20% ÷5% 5 V ÷ 400 V · Voltage ratings: R The capation DOESN'T dissipate power -> It just charges and discharges (reactive component) (±) V, We must instead specify the max voltage than can sustain (with 150% rule of thumb on specifications ratings) . Behaviour: Let's now consider the circuit shown on Figure 3 where a capacitor of capacitance C is connected to a time varying voltage source v(t). AC DC regime vesime = • w→∞ (high frey.) · W -> 0 (Steady state)

Figure 3. Fundamental capacitor circuit

If the voltage v(t) has the form


 $v(t) = A\cos(\omega t)$

Then the current i(t) becomes

$$i(t) = C \frac{dv}{dt}$$


= $-C A \omega \sin(\omega t)$
= $C \omega A \cos\left(\omega t + \frac{\pi}{2}\right)$

Therefore the current going through a capacitor and the voltage across the capacitor are



90 degrees out of phase. It is said that the current leads the voltage by 90 degrees.

The general plot of the voltage and current of a capacitor is shown on Figure 4. The current leads the voltage by 90 degrees.



If we take the ratio of the peak voltage to the peak current we obtain the quantity

$$Xc = \frac{1}{C\omega} \tag{1.10}$$

Xc has the units of Volts/Amperes or Ohms and thus it represents some type of resistance. Note that as the frequency $\omega \rightarrow 0$ the quantity *Xc* goes to infinity which implies that the capacitor resembles an open circuit.

Capacitors do like to pass current at low frequencies

As the frequency becomes very large $\omega \rightarrow \infty$ the quantity Xc goes to zero which implies that the capacitor resembles a short circuit.

Capacitors like to pass current at high frequencies

In ductors

· Definition:

Inductors

The inductor is a coil which stores energy in the magnetic field

Consider a wire of length *l* forming a loop of area *A* as shown on Figure 11. A current *i(t)* is flowing through the wire as indicated. This current generates a magnetic field *B* which is equal to

$$B(t) = \mu \frac{i(t)}{l} \tag{1.23}$$

Where μ is the magnetic permeability of the material enclosed by the wire.




Figure 11. Current loop for the calculation of inductance

Formalas

· MAGNETIC FLUX through A: $\phi = ABW = Am ill = Lill$

• VOLTAGE accurss the inductor: [Maxwell Eq.]
$$\frac{d\phi}{dt} = vtt$$

 $v = L \frac{dt}{dt}$
 $Ex. RL circuit$
 $t=0$
 R
 $63\% INWX$
 $T = L/R \frac{2\tau}{3\tau} \frac{4\tau}{4\tau} \frac{5\tau}{5\tau}$

• Values: 1 n H -: 100 m H

· Tollorances: 20% ÷5%

· Curront ratings: 1mA÷1A

R	The inductor DOESN'T	dissipate power - no voltage	Across the inductor	
tv.				
	GWe must instead specify	the max current Than can sus	stain (with 150%. rule of thumb on specific	stions ratings)

. Behaviour:

Т

Let's now consider the circuit shown on Figure 13 where an inductor of inductance L is connected to a time varying current source i(t).




Figure 13. Fundamental inductor circuit


If we assume that the current i(t) has the form

 $i(t) = I_o \cos(\omega t)$

Then the voltage v(t) becomes

$$v(t) = L \frac{di}{dt}$$


= -L I_o \omega \sin(\omega t)





 $= L \,\omega I_o \cos\left(\omega t + \frac{\pi}{2}\right)$

Therefore the current going through an inductor and the voltage across the inductor are 90 degrees out of phase. Here the voltage **leads** the current by 90 degrees.


The general plot of the voltage and current of an inductor is shown on Figure 14.







· we want to measure the or rrent, we have to use a specific amplifier:



ex. Voltage source

In this case it's best to measure a voltage and not a current through an amplifier of this type: - o with $R_{IN} >>Rs$ admost no auront flowing into R_{IN} $rest = R_{S}$ $rest = R_{IN} >>Rs$ indeed in the $rest = R_{S} = R_{IN} >>Rs$ ideal case $R_{S} = R_{S} = R_{S}$	Let's	Suppose	how	to	h	AVC	a	Þ	nibr	o ph	one			th	nt,	encr	ste	r	v • [*	tag	e si	'şn'	L	frou	the	R	60 US	h'c 1	X/0-VC	•		
ith P. S.P	In this	CA.S.	it ¹ 5	6.	st	t •	m	~ 5 LI	re.	A	vol	tage	<u>a</u> h	9	not	R	c	uwen	.†	ł	hrou	g h	an		np l'A'	LF	of	this	ty	pe:		
$\frac{-6}{2} \frac{1}{100} \frac{1}{$. •	•		0				1				1	r .		L	0		1		jdeal	casi
$\frac{1 k \alpha}{R_s} = \frac{1 k \alpha}{1 M \alpha} = \frac{1 k \alpha}{1 M$				1								JCI TH	K	N >	>>Ks	-	->	alm	• 5t	ho	Ga	VV e V	••	tlow	ing '	ntð	Kı,			+		- tan p - arran
indeel in the $I_{\rm IN} = 6$ this		Aks Ba	Ī		AM	PLIFI	ER		-											(ov	/	int	D	the a	renit					1		
sind X () V KS this				11/2		0						i	ndc	. 1	in	the							ביין	6				2		1		
	/signal 🛛	I Q V50	wree	KIN	771	Ks							id	al	Cas	e											thi	s ie				
	1	•		•									5- 19		5/ =	0 -		s = 0 small)														


Frequency Response

To precisely evaluate a Grequency response, Zaplace methods with complex impedance should be used.

HOWEVER, An ASYMPTOTIC ANALYSIS gives good results with easier computations.


This asymptotic analysis evaluate the virunit response at:

• DC $\begin{bmatrix} 0 \\ H_2 \end{bmatrix} \begin{bmatrix} CAPACITORS: 2 = 1 = 0 \longrightarrow OPEN CIRCUIT & AC \\ SC = 0 \longrightarrow SHORT CIRCUIT \\ IN DUCTORS: 2 = SL = 0 \longrightarrow SHORT CIRCUIT \\ INDUCTORS: 2 = SL = 0 \longrightarrow SHORT CIRCUIT \\ INDUCTORS: 2 = SL = 0 \longrightarrow OPEN CIRCUIT \\ INDUCTORS \\ INDUC$



· Zaros

To	compu	te the	: Zcros	of 7	the circ	mits:									
1	Switch	OFF 1	the gen	erators	(v=0	short	cir cnit	/i=o _	open civ	arit)	APART F	Rom the In	IPUT		
2	apply	r g.	noric (not null) sign	nl at t	ihc İnp	ut							
3	apply	n gen	cric S	ipnal	Vclt)	and <i>i</i> cl	t) on	the C	un der	t-st					
4	Compute	if	output	can	be na	.ll (NIL)			under		10k	2n			
	Compute								ins						
6	Compute	tu.	Zero d	S :	$f_2 = \frac{1}{2}$	1 TRC				V 2 ^{V_{in} is not nil (}		40k 4p 3n V 70k 2 2. V _c is not nil	5n		
						T									
و	All the	previous	; argun	nints o	ure st	ill valid	also	for ind	actors in	nstead	of capu	vitor, Jus	t consiter	T= K L	
,															
Pole	comput	-ation									2	(.Clave, ta)	ion -> Com	hen Genes	
				<u>1</u> s	<i>with ch</i>	off the	penel	ators						path => ZERO Ic must be \$:	
		$V_{DD} = +5$: Capo	icitor dion	g the signal	path => ZERO	at the only




ESO2_NEGATIVE FEEDBACK

Amplifiers

Intro from Zappa's Book p. 22

In analog electronics, it is important to extract signals from sensors and amplify them properly in order to make these signals strong enough to be treated by analog filtering and processing blocks or analog/digital conversion blocks placed downstream. Usually, the key feature of an amplifier is to have its **gain** G between its input and its output as constant and linear as possible. However, there are also other performance criteria that characterize an amplifier, and those criteria have to be considered in the analysis or design phase of an electronic system. For instance, the input **impedance** of an amplifier stage may cause a significant loss of amplitude of the signal to be amplified.



ntro: Book p.28

1.3.1 Invention of the Feedback

The idea of negative feedback belongs to the American Harold S. Black. He came up with that idea in a Tuesday morning, on August 2, 1927, while crossing the Hudson River on the Lackawanna ferry to get to work in Manhattan. He was 29 years old and had been working as an engineer at the laboratories of the American Telephone Company (today's Bell Telephone Laboratories) for six years. The object of his research was to design a system for long-distance telephone communication which requires the creation of equipment that would enable an efficient linkage between the two coasts of the United States and between the United States and Europe. The difficulties of that research were related to not only the quality of the components used, but mainly the fact that no one knew how to design amplifiers, which are sufficiently stable, which are linear, and which do not lead to excessive

distortion of signals applied to them. In fact, non-linearity of the elements that made up the amplifiers, in the first place, the electronic tubes, resulted in the generation of unwanted harmonics in the output signal while the variations of the characteristics of the same elements, due to temperature or aging effects, determined a change in the performance of the amplifiers, in particular in their shortly thereafter. The manager, convinced of the importance of that invention, perfectly. gain.

The research objective of H. S. Black was the improvement of the performance of the amplifiers placed as repeaters along the telephone lines so that it could be possible to simultaneously transmit multiple channels on the same line for a long distance. He soon realized that the characteristics required for an amplifier to accomplish that performance were so strict that it could not be considered to obtain them simply by making improvements to existing topologies. They needed a completely new idea.

Four days later, on August 6, he made the effects of feedback on input and After H. S. Black came up with the idea, he sketched, on a page of The New York Times, the diagram of a negative feedback loop and derived its output impedance of a circuit clear, thereby achieving another important basic properties. He signed his notes at the bottom of the newspaper, then objective: to establish and stabilize the impedance of various stages of an arrived at the laboratory, and showed them to his manager, E. C. Blessing, amplifier, this impedance had to match that of the signal transmission cables


also signed as a witness in footnotes. Those notes summarized the idea that the amplifier gain could be well controlled and that the distortion of the first time, the characteristics of negative feedback systems through amplified signal could be extremely lowered if the output signal of the circuit measuring a distortion reduction by a factor of 100,000 on input signals were brought back to the input and added in phase with the applied signal.


NEGATIVE FEEDBACK

On December 29 of the same year, H. S. Black experimentally verified, for between 4 and 45kHz, using the first negative feedback amplifier in the history.

Practical ideu: We don't want We don't want to buy an Ophmp For every possible gain, we can use the negative feedback of the output brought back to the Ophmpis input to adjust, through a controller, the GAIN

Op Amp differences:





-> RA = <u>FIN 11 RZ</u> 20 1-Groop

Differential Amplifiers:

(Book p.24)

La Recap .:

Concurrent presences of interference that overlaps the useful signal often make the measurement of an electrical quantity difficult. Let us consider, for instance, a small voltage signal of a few tens of μ V, developed across a temperature sensor, such as a thermocouple, occurring away from the amplifier electronics. As seen so far, to amplify the signal, you might think of connecting one terminal of the sensor to the ground and the other to the input of the amplifier (Fig. 1.5a). Unfortunately, this simple configuration does not allow making accurate measurement of the weak signal. In fact, if the two ground connections are far apart, they are not strictly equipotential. The

potential difference between the two ground $V_g(t)$ would hence be added to the useful signal. Moreover, variable electric fields present in the environment would induce an electromotive force in series with the sensor signal, which is proportional to the area of the loop linked with the electromagnetic field.

To ensure the amplification of the useful signal alone, connecting both terminals of the sensor to the amplifier with a matched pair of wires can be considered (Fig. 1.5b). In this new configuration, the potential difference between the terminal of the amplifier and the ground, named the differential signal, is equal to the sum of the useful signal $V_d(t)$ and the only interference induced in the loop (identified by the two connecting wires) by the electromagnetic fields. Since the area of this loop is much less extensive than the previous one, the electromagnetic interference is proportionally reduced while the disadvantage of the non equipotentiality of the two ground connections is entirely eradicated.

Nevertheless, it can be useful, and sometimes essential, that the sensor is separated from the ground. In these cases, it is necessary to use a voltage amplifier with two input terminals that is able to amplify only the differential signal present at its terminals (V'-V"). Amplifiers designed specifically for these applications are called differential amplifiers (Fig. 1.5c). However, note that a potential difference between the sensor and the amplifier ground $V_{cm}(t)$ still remains. This signal is called the common mode signal and equal to the average of the potentials of the two wires. If the differential amplifier were ideal, this common mode signal would have no effect on the output value, and the signal $V_o(t)$ would simply be proportional to the differential signal.

As shown in Fig. 1.5c, twisting the two wires that connect the sensor and the amplifier allows reducing even the small differential interference still present due to the loop between the two wires. In this way, on each conductor, the directions of the induced electromotive forces alternate from a lobe to the next, thus canceling out.

fa ctor

Like all voltage amplifiers, the differential amplifier must show, between the two inputs V' and V'', high impedance, which is ideally infinite, while the output has to have low impedance, which is ideally zero. The circuit is characterized by a differential gain G_d that defines its ability to amplify the differential signal $V_d=V-V''$ and by a common mode gain G_{cm} that accounts for the residual amplification, which is undesired, of the common mode signal $V_{cm}=(V+V'')/2$.

The simultaneous presence of the two types of signal at the input means, by and large, that the transfer of a real amplifier is given by:

$V_o = G_d \cdot V_d + G_{cm} \cdot V_{cm}$

Obviously, a good differential amplifier will have a high differential gain G_d and a low common mode transfer G_{cm} . For instance, if we assume that V_d =50µV while V_{cm} =500mV, to prevent the common mode from completely hiding the amplified differential signal at the output, the ratio G_d/G_{cm} must be much greater than (500mV/50µV)=10⁴.

The Common Mode Rejection Ratio (CMRR) is an important figure of merit of a differential amplifier and defined as $CMRR=G_d/G_{cm}$. Usually, the two amplifications differ by several orders of magnitude, so the CMRR, expressed in dB, is between 80 and 100dB.

For specific applications, differential amplifiers can be designed and implemented with discrete components, i.e. by assembling individual components on a printed circuit board. Nonetheless, nowadays, in most cases, integrated differential amplifiers are used, in which the whole circuit is built on the same silicon substrate. Operational amplifiers are integrated differential amplifiers characterized by differential amplifications of $10^{5} \div 10^{6}$ and a CMRR of $100 \div 120$ dB with input resistance up to some G Ω and output resistance lower than 100Ω . These components are among the most widely used in the production of electronic circuits and are called operational because, if properly connected, they allow performing many operations on the input variables (sums, differences, derivations, integrations, etc.).




Fig. 1.5: Connection schemes of a sensor to an amplifier: a) single-ended through ground; b) single ended through two wires; b) differential sensing.

SINGLE - ENDED INPOT


Single-ended input:

Jrowind Jrowind V cm

- GND bouncing undistinguishable from signal
- ElectroMagnetic disturbance coupled through loop


DIFFERENTIAL INPUT

Differential input:




- $\mathbf{v}_{o} = \mathbf{A}_{d} \cdot \mathbf{v}_{d} + \mathbf{A}_{cm} \cdot \mathbf{v}_{cm}$
- let's amplify just D_{ifferential} signal • let's reject C_{ommon} M_{ode} disturbance $\frac{CMRR = \frac{A_d}{A}}{R} \approx 80-100 dB$


Ferdback effect on amplifier's mismatches and chifts:





Voltoge and current adder


Because of mutual ground, all currents sum up to - pin to create i, the output is the weighted sum of the input voltages. This type of scheme allows to avoid crosstalks between all voltage sources by creating a fake (virtual) ground. The circuit adds the voltages of the input terminals with a gain equal to R/R1 (possibly an attenuation if the ratio is lower than one), and the output gives the inverted voltage (due to the sign "-").













$G = \frac{|-R_2|}{|R_1|} = \frac{|R_2|}{|R_1|} = \frac{|R_$

CONVERTERS





TRANSISTORS RECAP



r *i*


current that must go to the load. We can use the folloving configuration:






But in practice it wouldn't be that use ful, we can use instead these configuration in a voltage multiplier configuration...

Voltage Multiplier





PRECISION RECTIFIER: Super Diode

(Book p. 139)

There are many circuits with OpAmps that realize non-linear functions (for which the superimposition principle does not apply). We can start considering the precision rectifiers. In the case of non-DC signals (AC) with amplitude of some millivolts, they

> (**4**) | 0 V

UL = Voutput

can be rectified and become DC signals (AC) with amplitude of some minimons, may can be rectified and become DC signals if the threshold of the rectifier is properly infinitesimal. For this reason, simple diodes are not sufficient because they have thresholds of about V_{γ} =0.6-0.7V. A combined use of diodes

and OpAmps can reduce the rectifier threshold.

NO

Vido

A

270

The amplifier is useful in the case where we would to vestify a small signal (input vi), indeed with just a diode we wouldn't be able to work properly given that the small signal's voltage << VT (0.6-0.7V), so we amplify this signal in order to convectly process (rechify) if through a diode. Vy thousand of the test and the second of the

 $\frac{Computations:}{P} \quad \text{ho virtual ground}$ $\frac{1}{P} \quad \text{for a differential voltage } \mathcal{L} = Vi - VL \neq 0$ $\implies Vo = A \cdot \mathcal{L} = VL + V\gamma \quad \longrightarrow VL = A(Vi - VL) - V\gamma$ $\frac{1}{P} \quad \text{open loop} \quad (S(1 + A) VL = AVi - V\gamma)$ $\implies VL = \frac{A}{1 + A} \left(vi - \frac{Vr}{A} \right) \stackrel{\sim}{=} Vi - \frac{Vr}{A}$


• positive V_i current through R_L ... diode goes ON: $v_L = \frac{A}{1+A} \left(v_i - \frac{V_{\gamma}}{A} \right) \cong v_i - \frac{V_{\gamma}}{A}$

Voco

Lor Eno VL ~ Vi

• negative $V_i \dots$ no current allowed through $R_L \dots$ since diode is OFF: $v_L = 0$ $\longrightarrow oh$


<u>Ilo characteristic</u> Vo -> Issue: SATURATION -> to improve this problem we can choose




Super Double -Redifier


Configurations with Just 2 Offing and 2 diodes

(Sec appendix for further analysis)




R





(Book p. 163)

Consider now the circuit shown in Fig. 2.39; it is a full-wave rectifier. When v_i is positive, and the output v_o is negative, the diode D_1 conducts (the v_2 ' terminal is a virtual ground) because D_2 is in interdiction (the v_1 " terminal is virtually grounded because there is no current flowing through the resistance R).



Comparator

(β_{ook} p. 46⁵) The comparator presents two inputs connected to a constant reference voltage V_r and to the signal v_s . The output can assume only two distinct values (Fig. 2.42) to detect if the signal v_s is above or below the reference voltage.

Using a differential amplifier without a feedback network (i.e. with a very high open loop gain A), it is possible to obtain a very sharp input linear region. In fact, for a standard OpAmp, only few tens of μV are enough to saturate the output, as shown in Fig. 2.43. Often, this switch interval is defined as the "resolution". There are OpAmps with the intended purpose of comparing voltages with very high resolution, for example for the $\mu A311$, it is below 15 μV .

Generally the voltages v_{oL} and v_{oH} at which the OpAmp or the comparator saturates are close to the supply voltages of the device, for example 0-5V, ±5V, ±12V. To make the output signal compatible with digital circuits (or, more generally, to make it independent of supply voltages), dedicated component are required. Another method to limit the voltage is the use of Zener diodes, as


Window comparator


(Book p. 163)

The combination of an inverting and a non-inverting comparator, with two different reference voltages, allows the implementation of a circuit suitable for detection if the input voltage v_s is in a certain range. The comparator output is connected to an AND gate which provides a high output value only if both inputs are high. This is verified only in the window W=V_{R2}-V_{R1} (Fig. 2.48).

Schmitt Trigger

The comparators presented in the preceding chapters have a single reference voltage for threshold switching: it is evident that normal noise on this reference can cause many undesired commutations. The comparator with hysteresis (also known as Schmitt Trigger) does not suffer from this problem as it has two different input thresholds, V_{ts} for the rising signal and V_{ti} for the decreasing signal. The difference between them is the *hysteresis* or the dead zone V_{h} .





To introduce the hysteresis in a comparator stage, it is sufficient to add slightly positive feedback to the OpAmp through the resistors R_f and R_r , as shown in Fig. 2.50. The signal v_s is applied to the non-inverting input terminal through the R_i resistance (irrelevant to the operation of the system) while the external reference voltage V_r is applied to the resistance R_r . The voltage

applied to the non-inverting terminal is (with the superposition principle): $v_{r} = \frac{R_{r}}{R_{r}} \cdot v_{r} + \frac{R_{f}}{R_{f}} \cdot v_{r}$

•
$$V_1 = \frac{R_r}{R_f + R_r} \cdot V_o + \frac{\cdot R_f}{R_f + R_r} \cdot V_r$$

Assuming that $v_s < v_l$ is the initial state, the output voltage v_o is equal to V_{OH} . If the signal v_s increases, the output commutation will be for $v_s = v_l$, i.e. corresponding to the upper threshold equal to:

$$V_{th} = v_{1(th)} = \frac{R_r}{R_f + R_r} \cdot V_{OH} + \frac{R_f}{R_f + R_r} \cdot V_r = \frac{R_r V_{OH} + R_f V_r}{R_f + R_r}$$

In this case, the output v_o switches to low, becoming equal to V_{OL} . The output continues to remain low even if the signal v_s starts to grow.

When the signal v_s decreases, the output switches to high for $v_s = v_l$, but the value v_l has changed compared to the previous case because of the different value of the output voltage v_o . This new value is the lower threshold equal to:

$$V_{tl} = V_{1(tl)} = \frac{R_r}{R_f + R_r} V_{OL} + \frac{R_f}{R_f + R_r} V_r = \frac{R_r V_{OL} + R_f V_r}{R_f + R_r}$$

The hysteresis voltage is equal to the difference between the two different commutation thresholds:

$$V_{h} = V_{th} - V_{tl} = (V_{OH} - V_{OL}) \frac{R_{r}}{R_{f} + R_{r}}$$

and it depends on both the ratio R_f/R_r and the output voltage, not the reference voltage V_r . Normally, the hysteresis is less than the output voltage, and this can be obtained with $R_r \ll R_f$. In this case, we have:

 $V_{th} \cong V_r + \frac{V_h}{2}$

$$V_h \cong (V_{OH} - V_{OL}) \frac{R_r}{R_f}$$


 $V_{tl} \cong V_r - \frac{V_h}{2}$

Notice that V_r defines the "distance" between the center of the hysteresis – cycle and the origin of the characteristic if V_{OH} = - V_{OL} . In fact, we generally have:

$$\frac{V_{th} + V_{tl}}{2} = \frac{R_r}{R_r + R_f} \frac{V_{OH} + V_{OL}}{2} + V_r$$

And particularly if $(V_{th}+V_{tl})/2=0$, we have a detector with no hysteresis.

NON-INVERTING Schmilt Trigger





The non-inverting Schmitt Trigger is similar to the inverting configuration, but the input signal v_s and the reference V_r are reversed, as shown in Fig. 2.51. With an analogous reasoning, as for the inverting configuration, we have:

$$\mathbf{v}_1 = \frac{\mathbf{v}_o}{\mathbf{R}_f + \mathbf{R}_r} \mathbf{R}_r + \frac{\mathbf{v}_S}{\mathbf{R}_f + \mathbf{R}_r} \mathbf{R}_f$$

Until the voltage v_s is not enough to satisfy $v_1 \ge v_2 = V_r$, the output voltage v_o is equal to V_{OL} . The output switching is for:

and thus $v_s = V_{th} = \frac{R_f + R_r}{R_f} V_r - \frac{R_r}{R_f} V_{OL}$. The output voltage v_o changes its value to V_{OH} and remains stable for every further increase of the signal v_s . When the signal decreases, we will have the commutation for $v_1 = V_r = \frac{V_{OH}}{R_f + R_r} R_r + \frac{v_s}{R_f + R_r} R_f$ and thus with $v_s = V_{tl} = \frac{R_f + R_r}{R_f} V_r - \frac{R_r}{R_f} V_{OH}$. The hysteresis is: $V_h = V_{th} - V_{tl} = (V_{OH} - V_{OL}) \frac{R_r}{R_f}$





Intro

(Book p. 199)

The first thing to clarify in order to avoid any misunderstanding is that the frequency response study is a small-signal study; that is, a study that analyzes components or circuitry when they deviate from their operating point a little and do not come out of their linear operation range, reaching the saturation or even the cut-off.


Let us consider stages employing operational amplifiers (OpAmps) which have their own intrinsic frequency response A(s), the so-called "open loop", which represents the gain between the differential signal applied to the two


input terminals and the corresponding output at different frequencies. Since typical values of A_0 =A(0) are well above 100000, OpAmps cannot operate with an open loop, but have to be used in a negative feedback configuration with the output signal coming back (in full or reduced) to the inverting OpAmp pin. The "loop closure" leads to a reduction of the OpAmp gain, but, at the same time, makes it more precise, widens the stage bandwidth, reduces the output impedance, raises the input impedance (seen from the positive terminal), almost completely zeroes the impedance of the virtual ground (seen from the inverting terminal), and more. In other words, negative feedback redresses all the "defects" of the real OpAmp, enhancing the performance of the stage. A noticeable disadvantage of feedback is that it may cause the instability of the stage. The aim of this chapter is to understand whether feedback applied to an OpAmp is still able to maintain stability or not.

Commonly, we say that an OpAmp is compensated if the second pole fp2 of its open-loop gain A(s) is at a frequency higher than the intersection of $G_{loop}(s)$ (in the case of the buffer configuration, $G_{loop}(s)$ overlaps A(s)) and the 0dB axis, as shown in Fig. 3.1. By connecting such an OpAmp in buffer configuration (see Fig. 3.1), the ideal closed-loop gain becomes unity up to high frequencies. In the real gain, even new poles will arise. This chapter will show how to compute these poles, how to verify whether the stage remains stable, and, in case of instability, how to make it stable, i.e. compensated. In the case of the buffer in Fig. 3.1, we will find out that the poles are placed at f_{plow} (corresponding to $G_{loop}(s)=1$) and at f_{phigh} (coinciding with the second OpAmp pole fp2). The phase margin PM is the difference between the phase of Gloop (negative) and -180° (see Fig.3.1). In fact, an additional phase shift of Gloop of -180° makes the loop have positive feedback (with a net phase shift of -360°). The PM is a function of frequency, but we consider it only at the intersection of Gloop and the 0dB axis if we are interested in the stability of the circuit. In the case of the circuit of Fig. 3.1, the stage will certainly be stable with a phase margin much greater than 45°. A system is unstable if the PM is strictly less than zero degrees.

To better understand how various factors, such as G_{loop} , A(s), and $\beta(s)$, affect the system's stability, it is advisable to analyze the system's Bode plots

(magnitude and phase), which also helps predict the time response. Moreover, it is handy to know how to use the tool represented by the root locus. Fig. 3.2 summarizes the typical stage behavior with two separate poles (at the top) or complex conjugate poles that lead to a stable system (in the middle) or gradually to a more and more unstable one (at the bottom). In the figure, |G| is the closed-loop gain of the stage, not the loop gain G_{loop} .






interschion of Gloop(s) 1. .

Companyate VS Uncoparsated

Gx.

There exists a "Minimum Gain" A_{min} and two major poles f_0 and f_1



· Effect of failback apacitance

Vout

22nF C

100k R2

A(s)

TL084

10k

R1

1 M

(Booh p.224) Let us study the frequency response of the non-inverting configuration with a capacitor on the feedback network (approximate integrator) which is shown in Fig. 3.26. If we want to calculate the forward block \tilde{A} , "turn off" the feedback (Fig. 3.27) and compute:


$$\tilde{A} = \frac{v_{out}}{v_{in}} \bigg|_{openloop} = A(s)$$


Note that the output network is not involved in the calculation because it is assumed that the output impedance is zero. To compute the contribution of the

Because of the capacitor, β is now not constant but is low (β <1) at low frequencies and increases at high frequencies ($\beta \ge 1$), as shown in Fig. 3.28. Pay attention to the fact that, as shown in Fig. 3.28, in the plot of $1/\beta(s)$, the zero of $\beta(s)$ behaves like a pole (introduces a slope of -20dB/dec), and the pole vice versa (introduces +20dB/dec).

Since in this case \tilde{A} is not different from A(s), the closed-loop transfer function will be virtually identical to $1/\beta(s)$ at low frequencies and to A(s) at high frequencies, as shown in Fig. 3.29. If we instead want to use the general method introduced previously, we first plot the ideal gain equal to $1+Z_2/R_1$, where $Z_2 = C//R_2$. In this case, such a gain coincides with $1/\beta(s)$ just found,







which is 11 at frequencies below the pole (of $1/\beta$, which is the zero of β , which is $1/C \cdot R_2 = 72$ Hz) and 1 at frequencies above the zero (when C becomes a short circuit with respect to R_2 and the stage gets buffer connected).


It is interesting to note how at "low frequencies", the ideal gain is equal to:


 $G_{NI} \cong \frac{1}{\beta} \cong \left(1 + \frac{R_2}{R_1}\right) \cdot \frac{1}{1 + sR_2C}$

that is, how the closed-loop pole coincides with the zero of the block β . The pole of β , on the other hand, can be graphically obtained from Fig. 3.28 or from Fig. 3.29, knowing that the gain has to decrease from 11 to 1 and that the frequency of the zero is 72Hz. It is found that the pole must be placed at 11.72=800Hz. If not, it can be deduced from the electrical analysis of the circuit on the right of Fig. 3.27: $1/C \cdot (R_1 || R_2) = 800 \text{Hz}$ is found.

The ideal gain would always be equal to 1 at frequencies above 800Hz. To calculate the real gain, the frequency f* of the intersection of A(s) and $1/\beta(s)$ have to be found, which in is equal to the GBWP (3MHz) of the OpAmp this case. This means that the real gain will coincide with the ideal one up to 3MHz. From then on, it will experience the same slope of A(s), i.e. -40dB/dec. Since the closure angle is 20dB/dec before f* and 40dB/dec after f^{*}, the phase margin will be equal to 45°, resulting in a slight peaking in the response of the real gain G_{NI} of the non-inverting stage, in correspondence of

The same result, obviously, would have been obtained with the calibration of the root locus. Since $G_{loop} >> 1$, on the root locus, the closed-loop pole migrates towards the open-loop zero (Fig. 3.30). It is interesting to note that, RE for $f \rightarrow \infty$ (if G_{loop} does not go to zero, i.e. if the feedback is still working), the gain G_{NI} would not go to zero, but would tend to 1 (buffer). So, there is a zero that is just the pole of β since the capacitor is placed on the feedback branch.







Transimpe dance amplifior

+12V

dB∧

 f_1

 $1M\Omega$ w

Vout

TL084

with this 1

|1/B|

 f_{c}

UNSTABLE

GBWP

For ex. consider a photobiode amplifier

(Book p. 250)

There are various types of amplifiers for photodiodes: some of them read the tension that builds up between their terminals and amplify it whereas others read the currents flowing and transform these currents into tension. The drawback of the former, if realized with active circuitry, is that part of the signal is lost in stray components of the circuit. The quality of the latter, instead, is that the current signal is injected into the virtual ground and therefore is not lost.

In the second case, i.e. current signal reading, we can see how the circuit loop gain has singularities introduced just by the stray capacitance of the photodiode. For this reason, photodiode transimpedance amplifiers can fall into the compensation method for input stray capacitance.


The circuit which we refer to is the one shown in Fig. 3.54. With C_i denoting the capacitance seen at the inverting terminal of the OpAmp, we note that:

 $G_{loop}(s) = -A_d(s) \cdot \frac{1 + sRC_c}{1 + sR(C_p + C_i + C_c)}$


compensation -+ to stubilize (Pr1=459) with Cc


The effect of non-complete stability of the circuit is visible in the oscilloscope image shown in Fig. 3.56, where the output of a transresistance amplifier with compensated OpAmp can be seen. In the image on the top right, we see a strong ringing while in the figure below (notice the expanded scale)

there is even the appearance of oscillations. To avoid this phenomenon, it is necessary to compensate with a feedback capacitor CE by paying attention to diligently choose the value of C_F ; in this type of compensation a wrong choice of C_F causes an excessive reduction in bandwidth and thus a reduction in the intensity of the output frequency as the frequency of the optical signal modulating frequency increases, as shown in Fig. 3.57.



Output:





No




resistance and load Capacitarco output Effect of

(Book p. 253)

A

is:



A(s)

 $|1/\beta|=5,7$

X 12Hz

Gioop phase

-90°

-180°

-270°

f_=530kHz

A(s)

G,

PM≃0°

-W-1+

β+GBWP

With

capacitive

[1/β] GBWP=6MHz

There are some applications where the loop gain is unstable even if the operational amplifier is internally compensated. Possible causes of instability may be stray capacitors of the circuit. Compensation methods can modify either the forward gain, which is the case of high load capacitance, or the

ideal gain, which is the case of high input capacitance. We will now examine circuits where the output impedance is highly capacitive, which can be: sample-and-hold, peak detectors, voltage references, voltage regulators, and amplifiers directly connected to coaxial cables. These circuits can be modeled as in Fig. 3.60, where C_L is the load capacitance.

Refer to Fig. 3.61. It can be noted how in G_{loop} appear A(s) and $\beta(s)$, but also the additional pole at the following frequency:

$$f_{out} = -\frac{1}{2\pi \cdot C_L \cdot R_0} = 530 kHz$$

It is therefore appropriate to introduce a new gain A*(s) as the cascade of A(s) and the pole:

$$\beta \equiv A(s) \cdot \frac{\overline{sC_L}}{R_0 + \frac{1}{sC_L}} = A(s) \cdot \frac{1}{1 + sC_L \cdot R_0}$$
 and $\beta = \frac{R_1}{R_1 + R_2}$

where the approximation is due to the fact that the two resistors R2 and R1 reconstructed at the OpAmp output have been considered negligible (since they are much higher than R_O). Plotting the graphs (Fig. 3.62), we proceed as usual, but using $A^*(s)$ instead of A(s). We note that the system is unstable

since the intersection between \tilde{A}^* and $1/\beta$ occurs with a closure angle of 40dB/dec, which implies a phase margin less than or equal to 45°. Precisely:

$$PM = 90^{\circ} - arctg \frac{f_{pole}}{f_{out}} \cong 33^{\circ}$$

The frequency of the pole corresponding to the intersection of A* and 1/β

One possible way for compensating the amplifier in case of large capacitive loads (e.g. for driving coaxial cables) is by introducing a decoupling resistor R_C and a feedback capacitor C_C. Fig. 3.63 shows this solution. Let us proceed with the calculation of A*(s) and the feedback block. For the former, we consider R₀ and R_C much lower than R₁ and R₂, resulting

$$A^* \cong A(s) \cdot \frac{1}{1 + sC_L \cdot (R_0 + R_C)} \cdot \frac{1}{1 + sC_C \cdot (R_1 \parallel R_2)}$$


Effect of R₀ e C_L New compensation pole


For the feedback block β , we find what is shown in Fig. 3.65. We observe that, since two loops are present, it is not trivial to deduce the trend of Gloop and that of the real gain through the classical approach (Fig. 3.66). Let us see how we can proceed with the compensation of this kind of a circuit. A procedure somewhat empirical, often suggested in data-sheets, leads to choose:


 $R_C \cong R_0$

 $C_{\rm C} = C_L \cdot \frac{2R_0}{R_2} = 13\,pF$

The choice is complicated by the fact that Ro is not constant, but can vary from 100 Ω to 1k Ω at the dc frequency and from 10 Ω to 50 Ω at high frequencies. It also depends on the instantaneous value of the output voltage Vout. Also note that we cannot increase R_C too much, due to the voltage drop across it that could bring the OpAmp out of its admissible voltage swings.







Gloop

D. L. L. L. F. J. J. J. J. L. L. L. L. F. J. J. J.

CL.(Ro+Rc)

Principal feedback loop

A(S)


=265kHz

By-Pass feedback loop




No compensation

Fig. 3.65: Feedback block at low (on the left) and high frequencies (on the right).




-> Other possible conpensation: NEGATIVE FEEDBACK

This approach is suitable for the compensation of any pole of A(s) It improves the Slew-Rate too



R_c C_c are bootstrapped on the input signal, hence they have no role in the circuit (what's up here then?!?!)



(Book p. 260)

So far, we have tried to compensate by acting on the forward gain to improve the closure angle of the intersection with $1/\beta$. In this section, we will see some circuits in which the trend of $1/\beta$ gets modified. We will see that, among other things, this method also allows to achieve an improvement of the circuit slew-rate.

Negative feedback compensation is used to compensate any pole of A(s) or, in general, of the forward block, such as that caused by R_0 . The circuit that performs this kind of compensation is shown in Fig. 3.70. For the calculation of the forward block, we refer to the circuit depicted in Fig. 3.71, on the left.

We note that R_C and C_C act at high frequencies, above $2\pi \cdot C_c \cdot (R_c + R_1 || R_2)$ where, however, also β decreases gradually. For the calculation of the feedback block, we use the circuit depicted in Fig. 3.71, on the right. It is found:

R2

In fact, it is obvious that, given a certain Vout, it will be:


$$v_{in} = v^+ = v^- = v_{out} \cdot \frac{R_1}{R_1 + R_2}$$
$$\frac{v_{out}}{v_{in}} = \text{constant} = \frac{R_1 + R_2}{R_1}$$

The obtained magnitude Bode plot is shown in Fig. 3.72.

which yields:

This kind of compensation is suitable for any OpAmp with two poles (even for the non-compensated case) whereas previous procedures required that the OpAmp was either compensated even for unity gain (buffer) or required to have a load capacitor C_L as the integral part of the compensation.

Usually, in non-compensated OpAmps, the value A_{min} is specified that is the minimum closed-loop gain (non-inverting) which grants stability (Fig. 3.73). In Fig. 3.74 two examples of circuits, stable and unstable, are proposed.



signal since the stage reads the voltage on the positive terminal and gives it back the same (at least in the case of an ideal OpAmp) to the inverting one. Then, there will be no current flow in the series connection. Since this network does not affect the real gain, but only the gain β , it will allow compensating the stage without changing its closed-loop gain.






Fig. 3.73: A_{min} represents the minimum gain that can be used without needing any compensation.



Review of nogative Fordbach:




Intro

(New book chapter 1)


In electronics, "noise" is defined as the random fluctuation associated to the deterministic amplitude of every electrical signal. When designing an analog electronic circuit (e.g. an amplifier), it is very important to determine its noise performance as, whenever this quantity became comparable or even higher than the input signal, the information brought by the latter could be corrupted or get completely lost. Noise also impacts other aspects of the electronic system, like the component selection and the signal conditioning partition among blocks.

In general, every electric signal x(t) can be described as the superposition of the useful electric signal, s(t), carrying useful information, the noise n(t), randomly fluctuating in time, plus potential electromagnetic disturbances d(t), caused by interferences with other circuits or devices. So the trend of a generic electric variable (voltage or current) follows this model: x(t) = s(t) + n(t) + d(t)

While the source of disturbances, typically being specific circuits or components, can be identified and potentially attenuated by means of shielding and filtering, electronic noise is due to the random statistical movements of the charge carriers in the electronic devices and is therefore ineradicable. Examples of "noisy" electrical waveforms are shown in Fig. 1.1.



Being a random variable, in order to study the behavior of electronic noise it is necessary to apply statistical concepts. In most cases, noise comes as the superposition of many elementary (microscopic) processes, each one, generally, described by a Poisson stochastic process. Thus, it is possible to apply the Central Limit Theorem, which implies that the macroscopic process can be described by a Gaussian process, totally characterized by its firstand second-order moments, i.e. mean and variance. By definition, noise must always be characterized by nil mean (otherwise its mean could be considered as an offset):



In the case of a Poisson process, only one moment is required to describe it: the first order moment (i.e. the noise variance, or mean square value). The Poisson distribution describes single elementary processes (usually at the microscopic level). The Poisson distribution is:


$$p(n) = \overline{n}^{*} \cdot \frac{e^{-n}}{n!}$$
 with n equal to the number of "success"


Similarly to the procedure used for ordinary signals, also noise can be studied in frequency domain: suppose to send a noisy signal n(t) through a bandpass filter, which cuts out any frequency outside an interval with bandwidth Af centered around a specific frequency fas as shown in Fig. 1.2. Let us measure the mean square value of the signal obtained after the filter. Considering a very narrow Af, the output of the bandpass filter is a sine wave at the frequency for the mean square value is proportional to the square of the amplitude at that harmonic component, i.e. to the electrical power at that frequency. The ratio between the mean square value and the filter bandwidth Af is called power spectrum:

$$S(f_0) = \frac{\langle n^2 \rangle|_{t_0}}{\Delta f}$$

with units of measurement V2/Hz or A2/Hz depending on the nature of the noise (voltage or current).

Depending on the shape of the power spectrum, we can distinguish between white noises (when the spectrum density is constant in frequency), pink/red/brown noises (when the lowfrequency components are more intense than those at higher frequencies) and blue/violet noises (when high-frequency components are stronger).





The integral power spectrum is the integral of the mean square values of each harmonic components, representing the noise mean square value, i.e. the noise power:

 $\sigma^2 = S(f)df$ PARCEVAL TH:

 $Power = \frac{1}{T} \cdot \int_0^T |x(t)|^2 dt$

"Ergodic" process (time average = samples average), Gaussian, with nil mean value


Just for this processes $< x^{2}(t) >= \sigma^{2}$ Variance, "power", mean squared value:


spectrum - Frequency domain

Now, let us study the output of an electric network with Transfer Function T(jo) and a noise generator at the input, which is characterized by a power spectrum S₂(f) (Fig. 1.3). The linear network transfers at the output all the input harmonic components modifying their amplitude and phase. Thus, a generic harmonic component of the noise at frequency f is transferred to the output with the amplitude modified by $[T(j\omega)]$. Thus, if its mean square value at the input is S_a(f)df, the output has a mean square value equal to:


$S_{mr}(f)df = S_m(f) \cdot \left|T(j \cdot 2\pi \cdot f)\right|^2 df$

In conclusion, the linear network transfers the power spectrum of the input noise (voltage square or current square) to the output, amplified by the square module of the (voltage or current, respectively) transfer function. Since noise is a stochastic contribution, we are not interested in its phase.






 $\int p(x)dx = 1$ (PROBABILITY)




 $FWHM = 2.35 \cdot \sigma$

(If do to NOT make sense to talk about peak-to-peak value if we have a GAUSSIAN, because we never have Ø (nil) probability of having a cutain value

> (se.g. for the 0.000....01% of time we get a value much far from the mean L's so we cannot talk about peak-to-peak



lypes of hoise



Note that if we consider a frequency interval with boundaries f1 and f2, the total noise power in such interval only depends on the ratio between f_1 and f_2 , and not on their absolute values:

 $P = \int_{-\infty}^{\infty} \frac{H}{f} df = H \ln \left(\frac{f_2}{f_1} \right)$

BURST noise

The burst noise is another type of low-frequency noise typical of some integrated circuits or discrete transistors, which owes its name to the bursts on few discrete levels (two or more levels) that appear when watching this signal at an oscilloscope, as shown in Fig. 1.8 (where some bursts appear superimposed to a seemingly-white noise). The sources of this noise are not completely known yet, although it has been proved that it is associated to the presence of heavy metal ion contaminations and that it is linked to the simultaneous release of many electrons from different traps. In particular, golden-doped devices present a very high burst noise.

The repetition frequency of the bursts is usually in the audio band (some kilohertz or lower), causing a typical popping when transmitted with a speaker. The spectral density of the burst noise is:

$$\langle i^2 \rangle = k_1 \frac{\Gamma}{1 + \left(\frac{f}{f_e}\right)^2} \Delta f$$

where k, is a constant value distinctive of each device, I is a DC current, c a constant between 0.5 and 2 and f is a characteristic frequency associated to a specific noise process. The spectrum is shown in Fig. 1.9; at higher frequencies the noise spectrum decreases as 1/F. The burst noise processes often occur with different time constants, causing the presence of many humps in the spectrum. Furthermore, often the burst noise combines with the flicker noise resulting in the spectrum shown in Fig. 1.9. The amplitude distribution is not a Gaussian. Fig. 1.8 reports the burst noise probability density, highlighting the non-Gaussianity of such process, which results in the superposition of two (or more) Gaussian probability densities.

Sout(f)

NOISE in-out TRANSFER

Input noise:


S_{in}(f)


 $S_i(f) = \frac{V_i^2}{2}$

T(jω)


We'll study the TF from an input to an output considering:


$$=\frac{1}{24hours \cdot 60\min \cdot 60 \sec} \equiv 10^{-5}Hc$$





Noise Corner Frequency





Identical Bode diagram, but for noise only "power" transfer matters (independent of phase)

The total output noise power is $\langle v_{oT}^2 \rangle = \int S_0(f) df = \int |A_v(f)| \cdot S_{io} df = S_{io} \cdot \int |A_v(f)| df$

NOISE EQUIVALENT BANDKIDTH

Typically, when speaking about noise the most important characteristic is its total power, or rms amplitude

In principle, it is easy to compute the total noise power by integrating its spectrum density across the bandwidths of interest Af. However, real circuits don't have a defined bandwidth with ideally-steep limits, but instead complex transfer functions with one or multiple poles. If the equivalent input noise density is independent from the frequency (white noise), it is possible to simplify the computations using the concept of noise equivalent bandwidth.

Consider an amplifier with constant noise spectral density $\langle v_i^2 \rangle / \Delta f = S_{i,j}$ and a single-pole transfer function with voltage gain A (f). The spectral density of the output voltage noise $S_o(f) = \langle v_n \rangle / \Delta f$ is the product of the input voltage noise spectral density and the square of the voltage gain, decreasing by 40dB/dec beyond the pole. The total output voltage noise is obtained by integrating the output spectral density:

$\langle v_{aT}^2 \rangle = \sum_{n=1}^{\infty} S_n(f) \Delta f = \int S_n(f) df = \int |A_n(f)| S_n df = S_n \int |A_n(f)| df$

We can express this result as the product of the circuit DC gain A_{so} and introducing the definition of noise equivalent bandwidth, i.e. an equivalent Δf so that $\langle v_{oT}^2 \rangle = S_{in} A_{vot}^2 f_N$. By comparing the two equations, we obtain:

$$\Delta \mathbf{f} = \frac{1}{\mathbf{A}^{2}} \int_{0}^{0} \left| \mathbf{A}_{1}(\mathbf{f}) \right|^{2} d\mathbf{f}$$

Considering a single pole transfer function, given by:

$$A_{i}(f) = \frac{A_{ii}}{1+j\frac{f}{c}}$$

where f_{mbr} is the -3dB frequency, and solving the integral, we find the following noise bandwidth, which is a general solution valid for every single pole circuit:

Note that this equivalent bandwidth is broader than the -3dB one, by a factor 1.57, thus a circuit with single pole transfer function causes a noise equivalent to a clean frequency cut at the frequency M=1.57f bet For circuits with more than one pole, the noise equivalent bandwidth decreases, ideally reaching the -3dB bandwidth when the circuit has an infinite number of poles. For instance a transfer function with two conjugate poles at 45° has a noise bandwidth that is only the 11% broader than the -3dB bandwidth ($\Delta f=1.11 \cdot f_{min}$), whereas a circuit with a coincident double pole has an equivalent noise bandwidth equal to Af=1.22-f_min-Thus the noise bandwidth doesn't coincide with the amplifier bandwidth, because we are interested in the power transfer function, and not in the voltage one.

Let's analyze a special case: the simplest noisy circuit, with limited bandwidth, i.e. the resistor with a capacitor in parallel. Consider the resistor equivalent parallel noise shown in in Fig. 1.10 and proceed as above with the normal computations. The transfer functions is:

$$T(j\omega) = \frac{R \cdot \frac{1}{sC}}{R + \frac{1}{sC}} = \frac{R}{1 + sCR}$$

s:
$$|T(j\omega)|^2 = \frac{R^2}{1 + \omega^2 C^2 R^2}$$

the output spectral density is :

thus the module i


$$S_0(f) = \frac{4kT}{R} \cdot |T(j\omega)|^2 = \frac{4kT}{R} \cdot \frac{R^2}{1+\omega^2 C^2 R^2}$$

the overall output noise voltage (mean square value) is:

$$= 4kTR \cdot \left[\frac{arctg(\omega CR)}{2\pi RC}\right]_{0}^{*} = \frac{4kTR}{2\pi RC} \cdot \left(\frac{\pi}{2}\right) = \frac{kT}{C}$$

 $\Delta f = \frac{\pi}{2} \cdot \frac{1}{2} - \frac{1}{2}$ 2 2πRC 4RC The output noise is therefore independent from the resistance, thus the overall output noise voltage only depends on capacitance and temperature, despite the resistor being the

noisy component. The noise bandwidth of the circuit in Fig. 1.10 is equal to f_=1.57-15000=23562Hz, considering that the output voltage loses 3dB at 15 kHz.



ork is
$$S_{out}(f) = S_i(f)R_{in}^{2} |T(j\omega)|^{2}$$
; consequently, we find:

$$S_i(f) = \frac{S^{\infty}(f)}{R^{2} |T(i\omega)|^{2}} \quad \text{for } R = \frac{S^{\infty}(f)}{R^{2} |T(i\omega)|^{2}}$$

$$i_{out}(f) = |T(j\omega)|^2 \cdot \left\{ [S_v(f)] \cdot \frac{R_{in}^2}{(R_s + R_{in})^2} + S_I(f) \cdot \frac{R_{in}^2 R_s^2}{(R_s + R_{in})^2} \right\}$$

How to compute the cave out and voltage generators?

$$\frac{V_{in}^{2}}{df} (V_{0}H, gen.): Pat Rin = 0 (short) \longrightarrow cave. gen. has no effect - ORIG in AL
$$\frac{Q_{in}}{df} (V_{0}H, gen.): Pat Rin = 0 (short) \longrightarrow cave. gen. has no effect - ORIG in AL
$$\frac{Q_{in}}{df} (V_{0}H, gen.) = 0 + V_{1} (V_{2} + V_{2} + V$$$$$$

$$F = \frac{S / N \text{ input ratio}}{S / N \text{ output ratio}}$$

$$\mathbf{F} = \frac{\mathbf{S}_i}{\mathbf{N}_i} \cdot \frac{\mathbf{N}_0}{\mathbf{S}_0}$$

$$=\frac{\mathbf{S}_{i}}{\mathbf{N}_{i}}\cdot\frac{\mathbf{N}_{0}}{\mathbf{S}_{0}}=\frac{\mathbf{N}_{0}}{\mathbf{GN}_{i}}$$





Fig. 1.14: Representation of the equivalent input noise, for the noise figure computation


Using the definition of noise figure and replacing the values we already found, we obtain:

$$N + N = N = \sqrt{v^2 + ci^2} = R^2 = \sqrt{v^2}$$

$$\frac{N_{oA} + N_{oB}}{N_{oB}} = 1 + \frac{N_{oA}}{N_{oB}} = 1 + \frac{\langle V_i \rangle + \langle I_i \rangle K_s}{4kTR_s\Delta f} = 1 + \frac{\langle V_{maxin} \rangle}{4kTR_s\Delta f}$$

$$NF_{opt} = 10 \log_{10} \left(1 + \frac{\langle v_i^2 \rangle}{4kT\Delta f \sqrt{\frac{\langle v_i^2 \rangle}{\langle i_i^2 \rangle}}} + \frac{\langle i_i^2 \rangle \sqrt{\frac{\langle v_i^2 \rangle}{\langle i_i^2 \rangle}}}{4kT\Delta f} \right) = 10 \log_{10} \left(1 + \frac{\sqrt{\langle v_i^2 \rangle \cdot \langle i_i^2 \rangle}}{2kT\Delta f} \right)$$





Noise in DIODES

Differently from resistors, which mainly introduce thermal noise, a diode mainly introduces shot and flicker (1/f) noise; its equivalent noise circuit is represented in Fig. 1.17 (where r_d=1/g_m is not a physical resistance, thus it doesn't introduce any noise). Both flicker and shot noise can be represented by means of current generators in parallel to rd, leading to the following expression for equivalent noise generators:

 $< v_s^2 >= 4kTr_s\Delta f \quad <i^2 >= 2qI_D\Delta f + K'\frac{I_D^2}{2}\Delta f$ can also be expressed as: $\langle r_d = \frac{1}{k_m}$ is <u>Nor</u> noisy $\langle r_d = \frac{1}{k_m}$ is <u>Nor</u> noisy but it scuns so $\int df = 2q \frac{kT}{kT} I_D \Delta f = 4kT \int \frac{1}{2} \int_{g_m} \Delta f$ The shot noise can also be expressed as:

In addition, a secondary noise source associated to a diode is the thermal noise due to its series resistance rs (caused by the non-nil resistivity of the semiconductor); even though this noise source is often very negligible with respect to shot noise, it is worth to spend a few words discussing its contribution.

Note that increasing the diode bias current brings to an increased thermal noise. This trend is due to the fact that increasing the biasing the electric fields become significant also in the ohmic regions and the present carriers are not anymore in balance with the reticle at the temperature T.




Fig. 1.19: Computation of the current noise in a biased junction (left) and an equivalent circuit for small signals (right) with the noise generators.

Vnois e

AMPLIFIER

Ex. Choice of impedance R

4h Trs U

The average kinetic energy, E, of the charges in the resistive paths can by formally written as E=3/2kT_e, with T_e>T thus it is not surprising if also the thermal noise of these charges is V_{cc} 4kT_e/Re and it increases at higher biasing. Let's consider $r_s=100 \Omega$, I_d equal to 0.01 mA, 0.1 mA, 1 mA, 10 mA obtaining the following white noise:

 $g_{m} = 0.4 \text{mS}, r_{d} = 2.5 \text{k}\Omega \implies S_{md} = 3 \cdot 10^{-24} + 2.5 \cdot 10^{-25} = 3.25 \cdot 10^{-24} \text{ A}^2/\text{Hz}$ $g_{m} = 4mS$, $r_{d} = 250\Omega$ \Rightarrow $S_{out} = 1.6 \cdot 10^{-23} + 1.36 \cdot 10^{-23} = 1.96 \cdot 10^{-23} \text{ A}^{2}/\text{Hz}$ $g_{m} = 40 \text{mS}, r_{d} = 25\Omega \implies S_{mat} = 1.28 \cdot 10^{-21} + 1.06 \cdot 10^{-22} = 1.19 \cdot 10^{-22} \text{ A}^{2}/\text{Hz}$ $g_m = 0.4S, r_d = 2.5\Omega \implies S_{out} = 1.9 \cdot 10^{-24} + 1.6 \cdot 10^{-22} = 1.62 \cdot 10^{-22} \text{ A}^2/\text{Hz}$

thus with $r_s=100\Omega$, in order to minimize the overall noise, we will chose the lowest current possible even if it causes an increase of $(1/g_m)^2$ and an increase of the flicker noise.

Note that both shot noise $(2qI_D\Delta f)$ and small signal impedance $(1/g_{=} = kT/qI_{p})$ depend on ID: increasing ID has the double effect of reducing the diode small-signal impedance (beneficial effect) and of increasing its noise contribution (detrimental effect). The equivalent noise generator is equal to :

$$2qI_{D}\Delta f\left(\frac{1}{g_{m}}^{2}\right) = 2qI_{D}\Delta f\left(\frac{kT}{\left(qI_{D}\right)^{2}}\right) = \frac{2kT}{q}\cdot\frac{1}{I_{D}}\cdot\Delta f$$

from which we can notice that increasing I_D has a global beneficial effect to the (voltage) noise, due to the square power associated to it.


Let us now consider the network in Fig. 1.19 (right) and analyze the current power spectrum associated to iout. We can consider the equivalent small signal circuit (Fig. 1.19 left) which also schematizes the two noise equivalent generators, associated to both the resistor R (thermal noise 4kT/R) and to the junction (shot noise 2qI).

The noise current that flows between power supply and ground, i_{out} , is the superposition

of two independent contributes; its spectral density equals:

$$S_{out} = 2qI \cdot \frac{(1/g_m)^2}{(1/g_m + R)^2} + \frac{4kT}{R} \cdot \frac{R^2}{(1/g_m + R)^2}$$


If $1/g_m >> R$, the dominant contribution is 2qI; conversely, if $1/g_m << R$, the contribution 4kT/R becomes dominant. At low currents, i.e. when the junction resistor is much higher than the resistor R, the current noise spectrum has an intensity equal to 2qI; when the bias current increases, the series resistance dominates the overall noise and thus the spectrum intensity tends to the constant value 4kT/R.



(can be modeled as a thermal noise on an eq. resistor Equivalent Noise Resistors: $R_{eq,I} = 2 \cdot \frac{1}{\sigma}$ $R_{eq,V} = \frac{1}{2} \cdot \frac{1}{\sigma}$

I out


-



ESOG_INA

(Book p. 273)

The term Instrumentation Amplifier refers to a special class of amplifiers which, on account of their nature, are widely used when it is needed to acquire weak differential signals from high impedance sources in the presence of large common mode interferences. We shall see their basic features, when they are employed, and how they are designed for achieving an ideally infinite CMRR, negligible offset, high input impedance.



A simple solution to the problem arising from the need that has just been mentioned might be the so-called Differential Amplifier depicted in Figure 3.1. In this configuration, many non-idealities impair the Common Mode Rejection, and the high common mode gain is the heaviest limit of the Differential Amplifier. In order to have an infinite CMRR, the following two conditions must be met:

- the Op-Amp must have an infinite CMRR;
- R3/R4 must be equal to R1/R2.

In practice, the second condition is the dominant one: the Op-Amp is built with a CMRR much higher than that attributable to the mismatches between the ratios of pairs of elements, which are typically more than 100dB, while the mismatches (if the resistors are discrete and standard) are high and lead to degradation of the CMRR by 40dB. However, even in the field of integrated


resistors where the degrees of tolerance are high, this condition dominates the other.


In Fig. 4.2, there is an example of how to use an INA: we want to measure the temperature variation through the use of a thermal resistor and an OpAmp with A₀=100dB and CMRR=80dB. We choose $R_T=30\Omega(@0^\circ C)+0.15\Omega/^\circ C$. The differential signal is $V_{diff}=150\mu V/^\circ C$ and $V_{out}=70.5mV/^\circ C$. We observe that the distributed resistance along the cable introduces $2 \cdot \Delta V$, i.e. a systematic error. For example, if this resistance is 1Ω distributed, we have a systematic error of $2 \cdot 1\Omega \cdot 1mA=2mV$ and a resulting inaccuracy of $13.3^\circ C$. (A) That is why you often use the 4 wires (2 to force the current I and 2 to measure V_{diff}) connection that is called *Kelvin*. (F)²

Ex.

The differential voltage v_{diff} =30 Ω ·1mA= 30mV causes in the non-inverting stage an input common mode voltage (because V=V+) equal to $v_{in, cm} = v_{diff}$ ·470k/ (1k + 470k) \approx 30mV and 30mV·471=14.1V output. Because of the finite A₀, at the OpAmp input remains a voltage error

Furthermore, the impedance values seen by the input terminals are different: $Z_{neg}=R_1=1k\Omega$ and $Z_{pos}=R_3+R_4=471k\Omega$. Finally, the offset V_{os} cannot be canceled unless you use an external trimmer, dedicated inputs, or through circuital shrewdness. In this case, it introduces an error of 20°C.





Regarding the Common Mode Rejection Ratio, another issue is related to the input impedance values of the inverting and non-inverting nodes which, in addition to being different from each other, are relatively low. Therefore, the CMRR undergoes further degradation due to the inevitable mismatches of resistance sources. In fact, even if the input resistance values of the inverting and non-inverting nodes were the same, they would not be much larger than the source resistances. Since the source resistance of the positive input will be probably different from the source resistance of the negative input, a common mode signal input become a differential signal and would be treated as such. Unfortunately, R1 and R3 cannot be chosen too large since they must be less than R2 and R4, respectively, in order to obtain a gain of the structure higher than unity whilst R2 and R4 cannot be chosen too large. This structure is sometimes made with discrete components to perform a single measurement and has a fixed gain, and the CMRR is increased to acceptable levels by trimming. $v_{\varepsilon} = V_{out}/A_0 = 100'000 = 141 \mu V$, corresponding to an error of $141 \mu V/150 \mu V/$ °C=+0.94°C. The presence of a finite CMRR will alter this error because we will have $v_{out} = v_{\varepsilon} \cdot A_0 + v_{in, cm} \cdot A_{cm}$ because:


$$v_s = \frac{v_{out}}{A_0} - v_{in,cm} \cdot \frac{A_{cm}}{A_0}$$

thus, a further contribution of $30 \text{mV/CMRR}=3\mu\text{V}$, which is negligible in this case.


Even resistive degrees of tolerance give a contribution to the common mode:


$$v_{out_{indensee}} = v_{in} \cdot \left[\frac{R_4}{R_4 + R_3} \cdot \left(1 + \frac{R_2}{R_1} \right) - \frac{R_2}{R_1} \right]$$

tolerance of 10% (R3=R1·0.9 and R2=R4) gives $v_{out}/v_{cm}\approx 10\%$, i.e. an equivalent CMRR of 470/0.10=73dB, worse than the intrinsic CMRR of the OpAmp.




- To improve the previous stage - we can introduce baffres









+



- To amplify only the diff. signal and not the common mode a solution might be:



consider just cor for the CH pain compute.



Instrum.ntation amplifier


Let us see how, with some smart changes, we may be able to solve some problems of the differential amplifier by obtaining an instrumentation amplifier with performance adequate for our needs. We refer to Fig. 4.3. To solve the problem due to the low input resistance values, connecting two

The connection between the virtual grounds of the two input amplifiers ensures G_{cm}=1 for this first stage. In fact, if the input is a common mode signal, also the two virtual grounds will follow this signal, so no current can

Compared to the simple differential amplifier, this structure has also the

The overall CMRR is equal to the product of the CMRR of the difference






Auto zaroiny

The offset voltage in CMOS technology is worse than that in bipolar technology. For this reason, in order to improve the situation, circuit topologies, such as Commutating Auto Zeroing (CAZ) Amplifiers which used. Fig. 4.5 shows the operating principle of such an amplifier. The CAZ is produced with CMOS technology because the switches are better, and the offset is worse than that of BJT. In the INAs, this solution is not used because the repeated switching can cause great disturbance.

INAs have a very high CMRR which should not be lowered. For example,

One can use the circuit shown in Fig. 4.8 to improve the differential



Data-sheets examples

Ultra Low Input Bias Current INSTRUMENTATION AMPLIFIER

DESCRIPTION

temperature range.

The INA116 is a complete monolithic FET-input instru-

mentation amplifier with extremely low input bias

current. Difet® inputs and special guarding techniques

yield input bias currents of 3fA at 25°C, and only 25fA

at 85°C. Its 3-op amp topology allows gains to be set

from 1 to 1000 by connecting a single external resistor.

Guard pins adjacent to both input connections can be

used to drive circuit board and input cable guards to

The INA116 is available in 16-pin plastic DIP and SOL-16

surface-mount packages, specified for the -40°C to +85°C

maintain extremely low input bias current

FEATURES

BURR-BROWN®


88

LOW INPUT BIAS CURRENT: 3fA typ

- BUFFERED GUARD DRIVE PINS LOW OFFSET VOLTAGE: 2mV max
- HIGH COMMON-MODE REJECTION: 84dB (G = 10)
- LOW QUIESCENT CURRENT: 1mA
- INPUT OVER-VOLTAGE PROTECTION: ±40V


APPLICATIONS


- LABORATORY INSTRUMENTATION pH MEASUREMENT
- ION-SPECIFIC PROBES
- LEAKAGE CURRENT MEASUREMENT




To protect the INA pins, it is a good idea to make protection rings on the PCB layout, as shown in Fig. 4.14. The 1M Ω resistance ensures the conductive path towards the ground for the INA input supply currents. The high value introduces a great voltage offset (due to I_B) and a great voltage noise. Parenthetically, this is a common mode input voltage and should thus be rejected by the INA.

To improve the response of the Guard with fast input signals, it is possible to add an external Op-Amp that acts as a buffer on the cable to be protected (Fig. 4.15). To ensure the loop for the input bias currents, it is always necessary to take actions, as shown in Fig. 4.16.









Input Protections:


Shielding:




-


NC: No Connection







from Texas Instruments



x10

x200 ·

x500 -

INA110

÷

(1st shy.)

or x100

 $V_{OUT} = \Delta V_{IN} G$

 ΔV_{IN}



APPLICATIONS

MULTIPLEXED INPUT DATA

HIGH SPEED GAIN BLOCK

SOURCES

x 10 0 W

100 0 4040

x 200 0 W

× 500

11 1020

FAST DIFFERENTIAL PULSE AMPLIFIER

AMPLIFICATION OF HIGH IMPEDANCE

Output Offset Adjust

NOTE: (1) Connect to Rg for desired gain.

ACQUISITION SYSTEM

 between x10, x100, x200, and x500 gains. The Guard connection (to drive the signal coaxial cable) is not present in the INA110. It is possible to put it externally, as shown in the figure of the data-sheet of the INA110 at the end of SBOS147A - SEPTEMBER 1986 - JULY 2005 the chapter.

Fast-Settling FET-Input INSTRUMENTATION AMPLIFIER

FEATURES

LOW BIAS CURRENT: 50pA max FAST SETTLING: 4µs to 0.01% HIGH CMR: 106dB min; 90dB at 10kHz INTERNAL GAINS: 1, 10, 100, 200, 500 VERY LOW GAIN DRIFT: 10 to 50ppm/°C ● LOW OFFSET DRIFT: 2µV/°C LOW COST

PINOUT SIMILAR TO AD524 AND AD624

DESCRIPTION

The INA110 is a versatile monolithic FET-input instrumentation amplifier. Its current-feedback circuit topology and laser trimmed input stage provide excellent dynamic performance and accuracy. The INA110 settles in 4µs to 0.01%, making it ideal for high speed or multiplexed-input data acquisition systems

Internal gain-set resistors are provided for gains of 1, 10, 100, 200, and 500V/V. Inputs are protected for differential and common-mode voltages up to ±V_{CC}. Its very high input impedance and low input bias current make the INA110 ideal for applications requiring input filters or input protection circuitry.

The INA110 is available in 16-pin plastic and ceramic DIPs, and in the SOL-16 surface-mount package. Military, industrial and commercial temperature range grades are available.





High-Speed Programmable Gain INSTRUMENTATION AMPLIFIER


FEATURES

- PGA206: G=1, 2, 4, 8V/V PGA207: G=1, 2, 5, 10V/V

Microphone, Hydrophone etc. $47k\Omega \ge$







PGA206 Some INAs also have offset nulling control and overvoltage protection. PGA207 Moreover, other INAs have an internal network to select the gain. Often, this network can be driven through simple digital pins. Such ICs are named PROGAMMABLE GAIN AMPLIFIER, PGA. At the end of this chapter is attached a data-sheet of one of these PGAs (PGA206/207). Cascading more PGAs, it is possible to obtain different gains. Incidentally, it is necessary to pay attention to noise and bandwidth, which change with varying set gain.

(other possible scheme for following explanations)

In tro (Book p. 2.98)

In this section, we will examine a particular type of OpAmp: the so-called Current Feedback Amplifiers (CFA). As we can see, these amplifiers have exceptional characteristics regarding the bandwidth and the SR. We could try to explain how these values are justifiable by looking for the causes at microelectronics device level. We will see, however, that this extraordinary performance is counterbalanced by some worsening factors with respect to the classical VOAs seen until now.

Cumut Feedbach Amplifier (Starting from the Voltage Mode Amplifier (VOA) analysis) (Book p. 302) S(Voltage amplifier)

Vin


Consider again the amplifier in Fig. 4.31. We can make some general considerations: it is possible to say that, since the stage has high input impedance both on the inverting and non-inverting terminals, with any feedback network, we created a "voltage feedback". It makes sense to speak of the input voltage Vdiff.

We see in the preceding chapters that because of the compensation capacitance C and the maximum current 2I of the differential stage, the limitations are attributable to the Slew Rate and the open loop bandwidth seen in the preceding chapters.

This implies that, when we implement a voltage amplifier with feedback, as depicted in Fig. 4.34, we find out strong limitations on performance. In fact, feedback imposes a relationship between Bandwidth and Gain: their product (GBWP) must be constant, i.e.:

 $Gain_{closed loop} \cdot Bandwidth_{closed loop} = Bandwidth_{open loop}$

For these reasons, we understand that if we desire our feedback amplifier to have a high gain and wide bandwidth at the same time, we must design an operational amplifier having a high gain (to have a high Gloop) and wide bandwidth as well. There are limits (related to the technology and the architecture circuit) at maximum gain and maximum GBWP, which a traditional OpAmp can have. However, since the late '80s, a new architecture of monolithic operational amplifiers known as Current Feedback Amplifiers was brought to markets.



(tens of V/µs)

LCFA principle

Observe now the scheme of Fig. 4.37. The closed loop gain is as before:

 $G_c = 1 + \frac{R_F}{R_S}.$

(Book p. 305)

The internal structure is the same as depicted in Fig. 4.38. We find an input buffer followed by a high impedance gain node and finally an output buffer. With a closed loop, a current comparison is made, and it generates a current ε (error signal. As done in the VOA OpAmp, here too we must take the error signal and amplify it. In this block diagram, this signal is somewhat picked up ~(practically through current mirrors), then amplified, and sent on the Sec later Veal audultrohive resistance ROL where a current-voltage conversion is made. Finally, it is sent

out through another buffer.

We observe that the voltage gain of the CFA was solely due to the conversion resistance R_{OL}: to have a high gain, R_{OL} must have a high value. One might ask why, instead of using the input and output buffers, gain blocks are not used. The answer is simple: a peculiarity of this CFA is to have a broadband; therefore, the internal components must be fast, and the buffers are the faster elements (think of the follower, which ideally has infinite bandwidth).

Also the use of high conversion resistance is not only due to the reasons related to the gain, but also for the reasons related to compensation. In these circuits, the Miller effect (with all the problems it entails) is not used. Here, we use a direct compensation. To obtain a high time constant, we must

strict relationships among $f_0 I_{tail} C_{comp} SR$ (again trade-off)

 $V_{1} = \frac{\frac{V_{in}}{R_{B}} - \frac{V_{O}}{R_{F}}}{\frac{1}{R_{F}} + \frac{1}{R_{G}} + \frac{1}{R_{B}}}$


At node 2, it results:

limited SR

$$V_2 = I_2 \cdot \frac{R_{OL}}{1 + sR_{OL} \cdot C_{comp}}$$


The "particular" symbolism highlights that I₂ is originated from the input current mirror and then the two branches, one of which goes in the high impedance node (R_{OL}), and the other goes out of the OpAmp negative terminal; both of those have the same current. The current that flows through R_B (output equivalent resistance of the input buffer) is

$$I_2 = \frac{Vin - V_1}{R_B} = V_1 \cdot \left(\frac{1}{R_G} + \frac{1}{R_F}\right) - \frac{Vout}{R_F} \quad \text{and because} \quad V_{out} = A_{out} \cdot V_2 \cong V_2 \quad \text{we can extract}$$





maximize R_{OL}·C_{COMP} and show how R_{OL} will be made through the collector resistor (very high resistance).

Compute the closed loop bandwidth for the circuit in Fig. 4.38. At the node 1 we have:




The gain tends to the ideal value as much as R_{OL} : Aout $\rightarrow \infty$, as for the "voltage mode" OpAmp. The expression of the time constant seems more complex to analyze. However, considering the case with great R_{OL}, we have:





These nee electrons easily diffuse through the forward-based be junction into the lightly doped and very b

- One type consists of two n regions separated by a p region (npn), and the other type consists of two p regions separated by an n region (pnp).
- The term bipolar refers to the use of both holes and electrons as current carriers in the transistor structure.



- The pn junction joining the base region and the emitter region is called the base-emitter junction.
- The pn junction joining the base region and the collector region is called the base-collector junction.
- A wire lead connects to each of the three regions.
- The leads are labeled E, B, and C for emitter, base, and collector, respectively.
- The base region is lightly doped and very thin compared to the heavily doped emitter and the moderately doped collector regions.

enhances the component density of the IC.

Transistor with multiple emitters: The applications such as transistor- transistor logic (TTL) require multiple emitters. The below figure shows the circuit sectional view of three N-emitter

regions diffused in three places inside the P-type base. This arrangement saves the chip area and



- THE WAR AN WAR AND A MADE AND AND AND AN ADDRESS IN AD
- A small percentage of the total number of free electrons injected into the base region recombine with holes and
 move as valence electrons through the base region and into the emitter region as hole current.





Figure 4: BJT operation showing electron flow

When the electrons that have recombined with holes leave the crystalline structure of the base, they become free
electrons in the metallic base lead and produce the external base current.

· As the free electrons move toward the reverse-biased BC junction, they are swept across into the collector region



- The emitter current is slightly greater than the collector current because of the small base current that splits off from the total current injected into the base region from the emitter.
- The operation of the pnp is the same as for the npn except that the roles of the electrons and holes, the bias
 voltage polarities, and the current directions are all reversed.
- Is is through the base-emitter junction because of the low impedance path to ground and, therefore, Ic is zero




Figure 9: Collector characteristic curves

- When both junctions are forward-biased, the transistor is in the saturation region of operation. Saturation is the state of a BJT in which I_c has reached a maximum and is independent of I_n.
 - As V_{cc} is increased, V_{cc} increases as I_c increases. This is the portion between points A and B in Fig. 9. I_c increases as V_{cc} is increased because V_{cc} remains less than 0.7 V due to the forward-biased base-collector junction.
- When V_{ct} exceeds 0.7 V, the base-collector junction becomes reverse-biased and the transistor goes into the active, or linear, region of operation.
 - I_c increases very slightly for a given I_B as V_{ct} increases due to widening of the base-collector depletion region. This causes a slight increase in β_{cc}.
- This is the portion between points B and C in Fig. 9. I_c in this portion is determined only by I_c =β_{oc}I_a.
- When V_{ct} reaches a sufficiently high voltage, the base-collector junction goes into breakdown; and I_c increases
 rapidly, shown by the portion to the right of point C. A transistor should never be operated in this region.
- A family of curves is produced when I_c versus V_{ct} is plotted for values of I_B. When I_B =0, the transistor is in the *cutoff* region. Cutoff is the nonconducting state of a transistor.

· BJT with multi-cmiller







Fig. 1.17 A pap lateral transistor



• BUFFER COMPONENT:







we apply a voltage step to the non-inverting input (Fig. 4.42). The input transistor Q2 acts as a follower and quickly copies the voltage Vin at the inverting node. (Recalling the properties of the follower, we immediately realize that during the transient if the signal increases, also the gm of the transistor increases, and consequently the performance of the buffer improves.) Since the output V_{out} has not enough time to react, the buffer should provide a current to R_G and R_F. This current is drawn from the emitter of Q₃ (or Q₄ if the step input is decreasing) and brought to the current mirror through the collector of that transistor and goes on to the high impedance gain node. If, for example, we suppose to give a 1V step as an input and that R_F is 1K Ω (typical value for most practical cases), such a current has a value of 1mA. In first approximation, doubling the step doubles the current that flows to charge C_{comp}. If C=1pF, in the case of 1V step, we should have a slew rate equal to:


for its presence: to improve the **OFFSET** voltage and improve the **SLEW**

<u>RATE</u>. Let us see how it works. The input stage acts as a buffer. Suppose that

$$SR = \frac{dV}{dt}\Big|_{\max} = \frac{I_{\max}}{C_{comp}} = \frac{1mA}{1pF} = 50\frac{kV}{\mu s}!!!$$

Actually, there are various second order effects which limit the Slew Rate, such as the parasitic capacitors connected to the input buffer nodes, shown in Fig. 4.43.

Indeed there are second-order effects, which degrade SR




A positive step applied to the positive terminal determines the charge of the parasitic capacitance C_2 and the discharge of C_1 . The voltage of this capacitance is copied on the other input (the output of the input buffer). To reduce this effect, CFAs are designed with "high" current (hundreds of μ A or even mA) in the input stage. Even the current mirrors have parasitic capacitors and can reach the saturation due to current crowding (for high currents caused by a large step input).

Suppose that the additional path provided by Q_1 is NOT present. If we suppose to give a negative step input to turn off the current of the Q_2 *npn*, its transconductance decreases, and the system struggles to respond to a large input signal. We cannot speak of time constants because the system is operating in the non-linear regime, but the delay is equivalent to that due to the increasing signal. In the extreme case, if I give a great step, the base of Q_2 suddenly falls while the emitter sees parasitic capacitors and could not instantaneously follow the base (however small the emitter resistance may be). Eventually transistor Q_2 enters interdiction region, i.e. its transconductance decreased down to zero. It means that the transistor emitter load network is free to evolve with the time constants given by the same

capacitors as before, but no longer sees $1/g_m$ because the transistor is off, but the parasitic resistance is large, so time constants become very long. This is a very high non-linearity. To avoid this, we could use a push-pull at the output for the same reason.

The big advantages of the CFA in terms of bandwidth and slew rate are evident in the table below.) You can also notice the larger offset voltage.


an fry to vidne it considering a diff. anneht on the second transistor (so smaller VB)



But in reality the transistor characteristics change also for temperature changes -> 50 are still have offsets!

-> So we know that these offset are due to the mismabiles by the up and the pap transistors

A possible solution could be to use more transistors:



is the offset cannot be venoved BUT REDUCED

Ð

510

R₁₁ 1200

056

R20 1kg 1

Q59

Q 24 12x

out

R₁₂ 25Ω

R₁₃ 25Ω

¥2×

Q39

12 x

3×

R21 5000

GAIN NODE IMPEDANCE (WILSON) See hext p.

1kn

0.6pF

C3

0.6pF

1kg

transtor

Ex.

(D.

in*

Q30A

() Ip

300µA

OPA260

Sciond

Lmitter

L, hext

P.

300µA(1)

() 21_n

Q38

G MAX VE determined by the dia

th mis way

the transist

dippiu dode

diod

Q27

029B


Q 29A

21p


An improved scheme is that of the CFA OP260 shown in Fig. 4.46. At the input, there are four supplementary diodes (Q37, Q27, Q31, and Q32) to counterbalance the drops of VBE_{pnp} and VBE_{npn} : the voltage offset is reduced, but the output impedance is doubled (i.e. the bandwidth is constant up to a gain of about half of that obtainable without additional diodes). The auxiliary emitters improve the CFA behavior for great signals as an input because they directly drive the current mirrors. The transresistance R_{OL} is equal to $7M\Omega$ and it is possible to use RF up to $2.5k\Omega$

From what we have seen so far, it can be concluded that the CFA is advantageous from the AC point of view (bandwidth, speed, and slew rate), but not from the DC point of view (accuracy, offset, and precision). Thus, in the case of ADC conversion at high frequencies, the CFA is not suitable because it is inaccurate. Typical CFA offsets vary between $2\div15$ mV, so it is hard to have systems with more than $8\div10$ bit.

· Other issues



We can introduce an improvement (miss-moss)




 $i_{out} = G_m(I_{control}) \cdot v_{diff} = \frac{I_{control}}{kT/q} \cdot v_{diff} = \frac{I_{control}}{25mV} \cdot v_{diff}$

() TA ntro

These amplifiers produce an output current proportional to the differential signal applied as the input signal. The gain is therefore a transconductance, defined as follows:

$$gm = \frac{dI_{OUT}}{dV_{diff}} = \frac{dI_{OUT}}{d(V_+ - V_-)}$$

Consider now the classical OTA simplified structure shown in Fig. 4.64. You can notice four current mirrors: it is interesting to observe that three of these mirrors translate a differential signal to a single-ended signal without any amplification of the signal (we suppose a mirroring ratio equal to one). The transconductance of the overall stage is equal to that of the input BJT, i.e. $g_m = I_E / V_{th}$



both inputs be high impedance output be current transconductance gain

(like Norton) (I_{out}/V_{diff})


adjustable through a pin!

The transconductance expression shows that varying the current I_E , for example by means of an auxiliary input, it is possible to control the stage transconductance. This adjustment is linear on a wide range. Varying the control current, it is possible to modify the gain and other parameters related, such as the bandwidth, the power consumption, the input bias current, and others.

The capability of the transconductance to be controllable by the tail current is symbolized in the schematic shown in Fig. 4.65, but every producer uses its own symbolism. The current I_{ABC} in the schematic of the Harris Semiconductor CA3280 OpAmp plays the same role as the current IE of the circuit shown in Fig. 4.64. The internal circuit of the CA3228 is reported in the attached data-sheet. Practically, choosing the external resistance, we can set the desired IABC for the desired performance, as shown in the curves depicted in Fig. 4.66. In this OpAmp, there is another control pin, I_D, which allows acting on the input-output characteristics linearization (Fig. 4.67).

We must observe that, during the open-loop operation, the input voltage V_{diff} could be smaller than the thermal voltage kT/q. Thus, the amplifier characteristic could be non-linear, in fact, a hyperbolic tangent. To improve the linearity, it is possible to use two techniques:emitting degeneration; diode linearization. In the first case, we add two resistors R_E in series with the emitters of the BJT differential input couple (Fig. 4.68) to increase the > (topic scen lateron)


linearity range up to IABC RE. If we use a current IABC=1mA, and a resistor $R_{E}=1k\Omega$, we will obtain a linearity region up to $|V_{diff}| \leq 1V$ instead of $|V_{diff}|$ ≤V_{th}=25mV. In this way, however, the stage gain is penalized because it is reduced. The second solution is better and consists of placing two diodes as an input, and the voltage in these diodes "counterbalances" the exponential characteristic of the base-emitter junction of the input BJT couple (Fig. 4.69).



+15V

Disadvantages: no infinite gain no "VIRTUAL GROUND" it is used open-loop

NOCE CURRENT (LA)





Advantages:


wide bandwidth


all low-impedance nodes


 $f_{pole} = 1/2\pi C_{LOAD}R_{LOAD}$












150

(Book p. 287)

Many acquisition data systems have multiplexers to select different sources. These front-end circuits are damaged by voltages over 20-30V. To protect them from common-mode voltages and to ensure a galvanic isolation, it is necessary to use the Isolation-Amplifiers (Fig. 4.17). These OpAmps do not protect the input terminals from excessive differential voltages applied to them, but eliminate the high current which would flow from the input towards the output (and then towards the acquisition system made of MUX, ADC, etc.) if at the input, a high common-mode voltage were applied. The Isolation Mode Rejection Ratio (IMRR) is very important, defined as shown in Fig. 4.18.

With increasing amplitude and frequency of V_{iso} , the isolation techniques become more important because it gets more difficult to effectively isolate the two worlds. Typical values are between 140dB and 160dB for DC while the IMRR decreases with a slope of 20dB/dec with increasing frequency (Fig. 4.19). Also PCB can deteriorate performance.




The IMRR does not suffice to satisfactorily indicate the capability of the ISO to isolate the two worlds. Particularly, the *steep edges* can overload the amplifier, causing non-linearity, offset errors, and saturation effects. To have a response on the behavior of the ISO from this point of view, we can use the TRANSIENT IMMUNITY (TI) expressed in $[V/\mu s]$. For example, for the ISO122, we have:


TI (dV/dt of the V_{ISO} without errors)<1000V/µs If, for a given application, it is important to have a low distortion, the V_{ISO} frequency must be lower than half of the modulation frequency of the Op-Amp. As we can see, the coupling can be made with a modulated transformer or with capacitors:

 fv_{ISO} (for low distortion) $\leq f_{mod}/2$

Information (not just digital, but also analog) can be coupled through three different ways: optical, magnetic, or capacitive. Every method has its own pros and cons, thus being essential to properly trade-off for the correct choice.



Ex. Low - voltage application - ECG (not only high voltage application like the motor phases)



NORTON (Current Mode Amplifier _ CHA)

(Book p. 325)


The current feedback, presented in the preceding section, is not an approach completely based on current mode because not all the nodes have low impedance. In this section, we will obtain and analyze, making considerations different from those made for the VOA, a structure completely different from the normal feedback configuration of the VOA. The preceding section has highlighted the fact that the CFA is not only an improved architecture (starting from the classical VOA), but conceptually different from the vOA itself. The analyzed positive and negative aspects of the CFA depend on the particular input impedance situation. Nonetheless, it is not correct to say that the CFA is an OpAmp totally current mode. Often we tend to confuse the *current mode* with the *current feedback*; this is due to the fact that the current amplifiers are still in an experimental phase and not present on the market. After this introduction, we can start studying these systems.

The idea is to obtain a circuit in which all the nodes have low resistance to "work with current" in the whole system, from the input to the output. We want to design an OpAmp whose both input terminals have low impedance values to read the input current, as shown in Fig. 4.55.

The internal architecture is based on the translinear principle. The translinear principle is introduced by Barrie Gilbert in a famous paper in the 1972. This principle takes its name from the fact that the BJT transconductance is linear proportional to its collector current, under the normal forward-active working conditions. The most common example of a translinear circuit is the current mirror; the classical 4 transistors output *class AB* stage can be seen in translinear terms.

Examine the Fig. 4.56 that represents a typical input stage: they are BE junctions, one opposite to the other and form closed loops (or closed meshes).

Observe that bipolar transistors are used because they ensure high transconductance values and are good current wells (1/gm as emitter). It is a system with 2 inputs and 4 outputs, which transfers the input signal towards the output. Nevertheless, more importantly, the stage equally treats the differential and common-mode signals; in other words, it has a CMRR equal to 0dB. In fact, due to the translinear principle, we have: $I_1 \cdot I_3 = I_2 \cdot I_4 = I_0^2$




Τ,

and if $I_{in} \leq I_0$, we have: $I_1 = I_2 = I_0 - I_{in}/2$ and $I_3 = I_4 = I_0 + I_{in}/2$.


To improve the CMRR of the input stage and effectively reject the commonmode currents, we can use the stage shown in Fig. 4.57. Notice the presence of two translinear cells (T_1 , T_2 , T_3 , T_4 and T_1 ', T_2 ', T_3 ', T_4 ') in which the second serves to eliminate the common-mode currents. information.

The scheme shown in Fig. 4.58 uses 6 current mirrors. Through the use of the current mirror, at the output, we obtain: $I_{out +} = I_{in +} - I_{in -}$ and $I_{out -} = I_{in -} - I_{in +}$. Unfortunately, despite the applied improvements, the amplifier does


not amplify the current signal.




Thurefore using the previous configuration for both () and () input:



Sile un nover introduces currents mirrors in order to use these CH & DIFF input signal:






Sampling consists in the observation of analog quantities (time and amplitude variable) at certain time moments. If these moments are periodically and uniformly distributed, we talk about free-running sampling; otherwise, if the sampling is non-periodic, it is named single-shot. In the case of sampling with a period of T_S , i.e. at a sampling frequency $f_S=1/T_S$, the Sampling Fundamental Theorem gives the condition to be met in order that the original signal and the sampled signal have the same information content. The importance of the theorem is attributable to the fact that a discrete-time signal can represent a continuous-time signal without altering the information. This theorem is attributed to C.E. Shannon, who first published a paper on this topic in 1949.

Fig. 6.3 depicts the spectrum of a sampled signal for various sampling frequencies. The graph shows that only a sampling that respects Shannon's Theorem allows preserving the starting base-band spectrum (i.e. below fmax) and then reconstructing the original signal by means of a simple low-pass filter,

Generally, the sampling operation relies on a circuit named Sample&Hold (described in detail in this chapter), which does not generate analog pulse samples, but periodically picks the signal setting the amplitude at the output for a period T_S, as shown in Fig. 6.5.

Because of this, unlike what was found by the ideal sampling, satisfying also the constraint imposed by the sampling theorem, after the reconstruction of a signal from an S&H, you get a distorted signal shown in Fig. 6.6. Note that, assuming to sample with a frequency $f_S=2 \cdot f_{max}$, the error caused by the sinc(f) distortion is -3.9dB, which is non- negligible. In the case of an input signal with a frequency lower than the sampling one, the introduced distortion cannot be neglected. (For example, with $f_{in}=f_S/100$, the gain is reduced to 0.9998, corresponding to an error of about 1 LSB in a 12 bit conversion, as we are going to see in the next chapters about digital-to-analog and analog-to-digital converters).

Luckily, amplitude and phase distortions are linear, and it is possible to



Aliasinp

(Booh p. 453)

If one samples with a sampling frequency not high enough, the discrete-time samples, once sent to the final user (the time-continuous signal reconstruction), will generate a signal different from the desired one. This problem must be avoided because signal equivocations can rise otherwise. Intuitively, we can understand the aliasing effect by taking into account Fig. 6.13 and Fig. 6.14. In Fig. 6.13, the sampling frequency $f_s=10ksps$ ($T_s=100\mu s$) is not high enough to give the correct sinusoid at fin=13kHz. With slack samples, the obtained input signal will thus be considered with a frequency lower than the original one, particularly $f_{aliased} = f_{in} - f_s = 3$ kHz. Only with $f_s > 2 \cdot f_{in}$ (i.e. $T_s < \frac{1}{2} \cdot T_{in}$, when at least two values in the minimum period of the input sinusoid are sampled), the sampled signal maintains the correct information on the original signal. This happens, for example, in Fig. 6.14 when fs=32.5kHz (Ts=30.8µs, i.e. with about 2.5 samples for every input signal period).

It is the same effect described in the previous paragraph and exemplified in Fig. 6.10. It can be quantitatively explained by analyzing the sampling effect in the frequency domain. The sampling of a signal with a frequency fs results in the original spectrum repetition (around the integer multiples of the sampling frequency). So, if fmax is the bandwidth of the signal, then the minimum sampling frequency must be at least equal to f_S>2f_{max} in order to have no superimposition of the repeated spectra.

The Fig. 6.15 (at the top) shows a generic analog signal and its spectrum; in Fip. 6.15 the centre of the figure, the sampling frequency is lower than the minimum allowed, causing aliasing; finally, at the bottom of the figure, the sampling frequency is increased, i.e. many more samples are taken, and the spectra are more distanced from each other without any superimposition.


To reconstruct the signal, we must use a reconstruction filter that makes a band-pass filtering (low-pass as seen until now) on the obtained samples. We can understand that it is simpler to reconstruct the signal if the sampling frequency is significantly higher than the limit imposed by the Sampling Theorem. Thus, the sampling shown in Fig. 6.16 is really good for the signal reconstruction because the filter that selects the bandwidth can have relaxed features, i.e. it can have a corner frequency not very sharp at the frequency fmax (can be less selective).

On the other side, the repeated sampled spectra are superimposed, and we will have aliasing, which causes an information distortion and then a wrong reconstructed signal. In Fig. 6.17, we see, in the bandwidth of the signal (more precisely between fs-fmax and fmax), that the spectrum is different because of the presence of the replica tails.


-fs

>f

 $3 f_{S}$



 f_S



 $\zeta^{s(t)}$

Fip. 6.16

-2 f_s

original

Fig. 6. 13

Sampled at

Fij. 6.14

Sampled at


fs>2.fin

 $4 f_{S}$

fs<2.fin

ALUSING

Fip 6.17 Therefore aliasing drastically deforms the original spectrum



Avoid aliasing BEFORE it comes into play, otherwise no way to remove it !



Reconstruction filter

0


2fs

fs


Never trust just on the bandwidth self-limitations of the input welcome signal anyway, bandpass filtering is a must !

 $3 f_S$

 $2 f_S$







Three antialias filter options for time domain encoded signals. The goal is to eliminate high frequencies (that will alias

during sampling), while simultaneously retaining edge sharpness (that carries information). Figure (a) shows an example analog signal containing both sharp edges and a high frequency noise burst. Figure (b) shows the digitized signal using a *Chebyshev filter*. While the high frequencies have been effectively removed, the edges have been grossly distorted. This is usually a terrible solution. The *Bessel filter*, shown in (c), provides a gentle edge smoothing while removing the high frequencies. Figure (d) shows the digitized signal using *no antialias filter*. In this case, the edges have retained perfect sharpness; however, the high frequency burst has aliased into several meaningless samples.

FFT


(Book p. 459)

To calculate the spectrum of a sampled sequence, you must use the Discrete Fourier Transform (DFT) or its improved version named the Fast Fourier Transform (FFT). The calculation of the FFT is based on the assumption that the sequence is regular; therefore, the FFT spectrum will provide the spectrum of the sequence obtained from the periodic original sequence, i.e. the sequence is repeated infinitely many times and is always the same, as shown in Fig. 6.20.

Given N samples in the time domain, the calculation of the FFT will provide as many samples as in the frequency domain according to an algorithm that is described in the chapter about digital signal processing and digital signal processor (DSP). As in the time domain, it is assumed that the original sequence is periodically repeated every N·T_S, also the spectrum obtained from the FFT will be repeated every $f_S=1/T_S$ (Fig. 6.20).


Because of this periodicity of the original sequence, implicit in the spectrum calculation with the FFT, the choice of the samples number N must not be underestimated. A different number of samples N can determine the imprecision in the periodic sequence and, ultimately, deformation in the computed spectrum. Fig. 6.21 shows a sinusoidal signal at 1kHz sampled at $f_S=20$ kHz and its FFT

for a number of N=20 samples that follow one another every $1/f_S=50\mu s$. Notice that the obtained spectrum is made of a perfect Dirac's delta function at 1kHz and another Dirac's delta function symmetrically placed with respect to $f_s/2$, i.e. at 20kHz-1kHz=19kHz. If we had used N=21 samples of the sinusoid, although everything else was unchanged, we would have had a very different FFT spectrum, as shown in Fig. 6.22. Although it may seem to have correctly sampled the input signal in both cases, the two sequences computed by the FFT algorithm are very different, as can be seen in Fig. 6.23. The great junction between the beginning and the end of the sequence causes the spectral deformation and a different representation in the frequency domain. Notice that the most intense histogram in Fig. 6.22 is at $f_S/N=20kHz/21=953Hz$, not at 1kHz (and 19kHz) any more.




The FFT algorithm trusts on the periodicity of the input sequence

... hence FFT spectrum is for the periodic sequence and not the original one!







Windowing before FFT

The spectrum is described more finely with N frequency histograms and consequent bin-width of fs/N=20kHz/200=100Hz (while in the previous figures, it was 1kHz). However, while the first spectrum is theoretically expected, the second one is different. The reason is that with N=200 samples, we have a perfect connection between the beginning and the ending of the sequence while with N=256 samples (or a number different from an integer multiple of f_S/f_{in}), the periodic sequence has an abrupt connection (see Fig. 6.25).

Notice that these truncations are non-predictable when we have an unknown input signal. To alleviate this problem, it is extremely useful to smooth the values of the sequence at the ending of the interval before applying the FFT algorithm. To do this, we can use the windowing technique. This operation consist of "smoothing out" the incoming samples, considering a weight becoming less and less as you approach the extremes of the interval, as shown in Fig. 6.26.

The windowing technique alleviates the problem of the connection and therefore improves the accuracy of the spectrum computed by the FFT. Unfortunately, it slightly distorts the spectrum of the original sequence, as evident in Fig. 6.27. In fact, multiplying the original sequence with a window in the time domain corresponds to convolving the original spectrum with the Fourier transform of the window in the frequency domain.





Fig. 6.27: Windowing effect on original sequence samples.



In literature, different windowing solutions have been proposed. The simplest, in addition to the rectangular one, is the Bartlett (triangular), which, for 2M+1 samples, is:

window(n) =
$$1 - \frac{|n|}{M}$$
 if $-M \le n \le M$ otherwise 0

In the case of N samples, other windows (Fig. 6.27) are the Hanning (raised cosine):

window(n) =
$$\frac{1}{2} \cdot \left(1 + \cos \frac{2\pi \cdot n}{N}\right)$$
 if $\cdot \frac{N-1}{2} \le n \le \frac{N-1}{2}$ otherwise 0


the Hamming:

window(n) =
$$0.54 + 0.46 \cdot \cos \frac{2\pi \cdot n}{N}$$
 if $-\frac{N-1}{2} \le n \le \frac{N-1}{2}$ otherwise 0


and the Blackman:

window(n) = $0.42 + 0.5 \cdot \cos \frac{2\pi \cdot n}{N} + 0.08 \cdot \cos \frac{4\pi \cdot n}{N}$ if $\frac{N-1}{2} \le n \le \frac{N-1}{2}$ otherwise 0

The spectral trends can be found in textbooks.



Fip. 6.26








FIGURE 9-4

Example of using a window in spectral analysis. Figure (a) shows the frequency spectrum (magnitude only) of a signal consisting of two sine waves. One sine wave has a frequency exactly equal to a basis function, allowing it to be represented by a single sample. The other sine wave has a frequency between two of the basis functions, resulting in tails on the peak. Figure (b) shows the frequency spectrum of the same signal, but with a Blackman window applied before taking the DFT. The window makes the peaks look the same and reduces the tails, but broadens the peaks.



Time Domain

Measured sign.







FIGURE 9-1 An example of spectral analysis. Figure (a) shows 256 samples taken from a (simulated) undersea microphone at a rate of 160 samples per second.

This signal is multiplied by the Hamming window shown in (b), resulting in the windowed signal in (c). The frequency spectrum of the windowed signal is found using the DFT, and is displayed in (d) (magnitude only). Averaging 100 of these spectra reduces the random noise, resulting in the averaged frequency spectrum shown in (e).



Frequency



ES10_SH circuits

Sample and Hold

(Book p. 463)

The Sample & Hold (S&H) is an analog circuit which, in correspondence of a control signal, samples the input voltage value and stores it until the next command. Such circuits are normally used to provide a sampled signal to an analog-to-digital converter that translates the amplitude into the relative binary code. Generally, the S&H is used wherever storing the instantaneous value of an analog signal is needed before its processing.

The operation of an S&H is divided into two steps: the first one is the actual *sampling* operation while the second one consists in the voltage maintenance (*holding*). As shown in Fig. 6.28, the first operation consists of charging the capacitance C_H to the input voltage to have $V_{out}=V_{in}$. In the second phase, the switch is open, and the capacitor C_H remains insulated to store the analog value. The switch is usually constructed by a MOSFET while the OpAmp is used as a buffer to provide the output current without changing the information stored in the capacitance.


The need of an S&H with an ADC, and sometimes a DAC, is correlated to the continuous variation in the input signal. In fact, to convert an analog signal into a digital code, we use a certain conversion time T_{conv} , during which it is very important that the signal applied to the input of the ADC does not vary significantly; otherwise, an error in the conversion occurs. Consider, for example, the conversion of a sinusoid $s(t)=V_p \cdot sin(2\pi \cdot f \cdot t)$ with a peak amplitude V_p . The maximum variation speed is at the inflection point of the sinusoid with

a slope equal to:
$$\frac{dV}{dt}_{max} = 2\pi \cdot f_{max} \cdot V_{pma}$$

As we can see in the following, in the case of an ADC with n=12bits and a maximum excursion V_{FSR} =5V (Full Scale Range), the value of the smallest part of the output signal (resolution) is:

 $LSB = \frac{V_{FSR}}{2^n}$

equal to 1.22mV. To avoid the ADC error during the conversion, we can tolerate a maximum variation less than $\Delta V < \frac{1}{2}LSB = 610 \mu V$. Assuming to apply as an input a sinusoid with a peak-to-peak amplitude equal to the whole range




of the ADC ($V_{pmax}=\frac{1}{2}FSR$) and to use a conversion time of $T_{conv}=10\mu s$, the maximum frequency allowed for the input signal is: switch opening during the hold phase, it is needed that V_G does not exceed V_{in}


ADC

micro contulla

Specs:

(mc)





It is obvious that this is a very restrictive condition, much more restrictive than the theoretical limit imposed by the Sampling Theorem of $f_{max} < \frac{1}{2} f_S = (2 \cdot T_{conv})^{-1} = 50 \text{ kHz}.$

Fig. 6.28: Principle scheme of a Sample&Hold.


 $f_{max} = \frac{\Delta V}{T_{max}} \cdot \frac{1}{2\pi \cdot V_{pmax}} = 3.9 \text{Hz}$

Connecting an S&H before an ADC, the restrictions on the input signal's frequencies become relaxed. In fact, the signal conversion takes place during the hold phase when the switch is open, and the ADC input does not vary. At least ideally, there is no error during the conversion, and the maximum frequency of the input signal can reach the theoretical limit $f_{max} = \frac{1}{2} f_s$.

Project the S&H shown in Fig. 6.29, using devices with the following characteristics: a MOSFET with $V_t=2V$, $R_{on}=50\Omega$, $C_{gs}=0.5pF$, and $C_{ds}=0.1pF$; an OpAmp with $A_O=110dB$ and $I_{bias}=50pA$. The input signal is variable between -5V and +5V, whose bandwidth is 20kHz. We require that the maximum be less than 0.01% of the maximum input dynamic (Full Scale Range, FSR), i.e. less than 1mV. The sampling frequency is 100kHz.

To ensure (during the sampling phase) the switch closing at all times, the control voltage must exceed $V_{in,max}+V_t=+7V$. To ensure that the MOSFET conduction resistance is small enough, we choose to work with at least 3V of

Input signal: -5V÷+5V 20kHz bandwidth maximum admitted error: < 0.01% FSR = 1mV sampling frequency: 100kHz



If the Mos transistor is fully symmetric is useless to speafy which

This first problem is attributable to the capacitive coupling between the control of the MOSFET and the capacitance C_H during the transition from sampling to hold, as shown in Fig. 6.30. Following the switch opening, there is an undesirable injection of charge into C_H and a consequent change in the potential, equal to:

$$V_{\text{injection}} = \Delta V_{\text{G}} \cdot \frac{C_{\text{gd}}}{C_{\text{gd}} + C_{\text{H}}}$$


The value ΔV_G represents the amplitude of the transition since the capacitor left floating (switch open). To limit the introduced error, we need to choose C_H high enough, unfortunately, penalizing the input bandwidth during the sampling phase, depending on the time constant $\tau = R_{ON}C_H$. For example, to ensure an error $V_{injection} \leq 0.01\%$ ·FSR=1mV and supposing $\Delta V_G = V_{G,sampling} - V_{G,hold} = 15V$ (the worst case), we will choose $C_H \geq 9nF$, determining the bandwidth as 354kHz.

If this error is constant, it behaves as the OpAmp offset (since this error has a behavior similar to an offset, we decided to call it *induced offset* or *pedestal error*) and will be eliminated by the subsequent electronics or at the software level after the ADC.

Apriture-induced non-linearity

Actually, as shown in Fig. 6.30, not all of the V_G transition constitutes ΔV_G coupled on the capacitance because while the MOSFET conduces (V_G>V_{in}+V_t), the input generator V_{in} imposes the C_H voltage. Because this value depends on the input voltage, the error is not constant and then determines a non-linearity of the transfer function of the S&H (for this reason, we gave the name *aperture-induced non-linearity* to this error), which is more difficult to eliminate as in the case of a simple systematic offset.

In this case, the worst condition is verified with a high input voltage. In fact, with V_{in} equal to 5V, the MOSFET will be turned off at $V_G=5+V_t=7V$ and then $\Delta V_G=12V$ (from which $V_{injection}=0.83$ mV). The best condition is when $V_{in}=-5V$ because the MOS is turned off at $V_G=-3V$ and thus $\Delta V_G=2V$ (corresponding at $V_{injection}=0.28$ mV).



Signal - Fad through

The MOS capacitance C_{ds} is the cause of another unwanted coupling (Fig. - 6.31) between the input and the capacitance C_{H} , which in the hold phase,

determines a perturbation of the stored voltage due to the input transition. The value of the error is:

With a capacitor of 9nF and in the worst condition, i.e. the input fluctuation equal to the whole FSR (ΔV_{in} =10V), the error is only 111µV peak-peak, equal to a tenth of the admitted error, thanks to the favorable ratio between C_{ds} and C_H. Choosing a smaller C_H subjects this situation to a deterioration.

Droop

We need to consider also the C_H discharge during the hold phase due to the OpAmp bias current and the MOS leakage current. With a leakage current of 100pA and capacitance of 9nF, the voltage varies 11mV/s. This means that working with a sampling frequency of 100kHz, the variation is 0.11µV during each hold phase. The error, negligible due to our specifications, can become meaningful when working with longer hold phases (low sampling frequency unless you lengthen the tracking phase) and is subjected to strong temperature dependence because the inversely biased junction's leakage doubles every 5°C.

Hence with f_s =100kHz we get ΔV_c =0.11µV every 10µs Hold duration

Butter-induced non lineanity

Because of the finite OpAmp gain, the output voltage will always have an inaccuracy in respect of the stored voltage on the capacitance because of the residual differential voltage between the two terminals. To ensure an error lower than the 10% of the admitted one, i.e. $\varepsilon < 100 \mu$ V, it is necessary to choose an OpAmp with at least A₀>V_{out.max}/ε=50000=94dB. Also this error, depending on the output voltage, introduced a non-linearity effect.

Aportare delay-time -> dynamic emor


Other inaccuracies in the sampled signal are caused by non-ideal timing control signal. A first effect is caused by the delay with which, in the transition from sampling to hold, the opening command can actually halt the switch conduction. In this regard, note that although the control sampling command has often CMOS logic levels (for example, it comes from a µC or DSP), the voltages applied to the MOS gate are very different and much wider. A stage which makes the appropriate level-shifting is therefore necessary.

Consider, for example, the driver shown in Fig. 6.32. One of the six buffers (a non-inverting buffer) contained in the IC 7417; the buffer has an opencollector output. The tail npn transistor impose the Zener bias current; the upper transistor determines the diode cathode voltage and, thus, on the MOS gate.

When the buffer input is low, its output has a voltage equal to +0.2V and then V_G=0.2-0.7-5.7=-6.2V (hold phase). Indeed, with a high input, the buffer opencollector output is interdict, and the resistance R is free to increase the base voltage up to the supply voltage; the output goes around V_G≅15-0.7-5.7=+8.6V (sampling phase). Both levels are suitable to drive the S&H.

Apertuse time Jitter -> dynamic error


Actually, the aperture delay is not a deterministic value because of the electronic noise, of the supply voltage fluctuations, of the thermal drift, of the components' tolerance degrees and so on. Therefore, in addition to the average



da. to the fact Ao is not ca bat limited in reality

Fig. 6.32

To guarantee $\epsilon < 1$ mV we must have $A_0 > V_{out,max}/\epsilon = 5,000 = 74$ dB



The propagation of control command along the circuit will be in a finite time, in the order of several nanoseconds. The resulting effect is that the actual switch opening will happen with a certain average delay compared to the sampling command assertion. This corresponds to sampling the signal at a different time than expected. In the case of free-running sampling (continuous) acquisition with constant cadence), the effect is merely to have a sampling comb delayed compared to the theoretical one, but is always uniform.

Indeed, in the case of single-shot sampling (irregular acquisition with unpredictable results), it is extremely important to have a sampling exactly at the desired moment. Therefore, the aperture delay Taperture determines an acquisition error $\Delta V_{aperture}$, depending on the slope of the input voltage V_{in} at the desired sampling moment (Fig. 6.32). Vin = Vin, Sin (277 Runxt)

Assuming to have a sinusoid with a peak-to-peak amplitude Vin,max with the maximum frequency fin,max, we can extract the maximum amplitude error:

 $\Delta V_{\text{aperture}} = \frac{dV_{\text{in}}}{dt} \cdot T_{\text{aperture}} = \frac{2\pi \cdot f_{\text{max}} \cdot V_{\text{in,max}}}{T_{\text{aperture}}} \cdot T_{\text{aperture}}$

For example, with an average delay Taperture=1ns, we have $\Delta V_{aperture} = 2\pi \cdot 20 \text{kHz} \cdot 5 \text{V} \cdot 1 \text{ns} = 628 \mu \text{V}$, close to the limit of the accuracy imposed by the specifications.

 $\Delta V_{aperture} = 2\pi \cdot 20 \text{kHz} \cdot 5V \cdot 1 \text{ns} = 0.63 \text{ mV}$ we get

value described previously, we need to consider also its fluctuation, the time jitter.

Threshold

Sampling

Gate

mmmmmmm

aperture

litter

Hold

error





Fig. 6.33: Example of a differential stage for the sampling command.

For example, consider the comparator shown in Fig. 6.33, which is made of a differential stage, and consider the noise superimposed on the switching threshold equal to $\sigma_{\text{threshold}}=1$ mV. If the applied input command has a swing of 0.4V in 400ps, the corresponding time jitter for the threshold crossing will be equal to:

$$a_{aperture} = \frac{\sigma_{threshold}}{\frac{dV_{ECL}}{dt}} = \frac{1mV}{\frac{0.4V}{0.4N}} = 1p$$

As it has been obtained, this jitter is expressed as rms. Similar to what has been done previously; the resulting amplitude error is given by:

Consider, however, the sampling phase when the switch conduces, and the S&H must track the input signal. It is important to pay attention to the time





In this project, we have an *rms* value of $\sigma_{aperture}=0.628\mu V$, corresponding to a statistical error with a ranging of about 3.8µV peak-to-peak, which is nonnegligible in this case.


In the case where this slope exceeds the available SR, the S&H will remain


have an S&H with an OpAmp with IO,max=25mA, we should have

Fig. 6.35









$$V_{injection} = \Delta V_{G} \cdot \frac{C_{gd}}{C_{H}} \cdot \left(\frac{\Delta C_{gd}}{C_{gd}} + \frac{\Delta C_{H}}{C_{H}}\right)$$

Simplify driving requirements

(Book p. 478)

Such an S&H is not fast enough if, downstream, it is followed by an ADC with a lower conversion time, for example $T_c > 5\mu s$, so that the latter is the limiting factor of the speed and not the S&H (which weighs only for one tenth of the conversion time). Note that the proposed calculus is not true for feedback stages which are discussed in the next section.


Another very interesting architecture, which offers good performance levels not only in terms of speed, but also in terms of MOSFET command easiness, is depicted in Fig. 6.41. To understand how it works, note the first branch on the non-inverting terminal, which brings the voltage to the ground and serves as a dummy structure to balance the charge injection, as for the circuit shown in Fig. 6.40. Thus, also the inverting terminal should have a zero potential because it is a virtual ground. In the sampling phase, both MOSFETs are closed, and we obtain a simple inverting configuration with a gain $V_{out}/V_{in}=-R_F/R_F=-1$. In this situation, across the feedback C_H, there is the same output voltage, i.e. V_{in}.

On the following hold phase, the MOSFETs are open without causing variations in Vout because any fluctuation in Vin impacts only the node A voltage, which has a potential equal to the average of the output voltage (set during the sampling phase) and the input one. However, to facilitate the conduction of M1 in the sampling phase, the node A cannot change the potential more than $\pm 0.6V$, introducing two anti-parallel diodes. alled then X (1)


Note how the MOSFET command can assume TTL logic levels because the channel has a zero potential. The earning is dual: reduced amplitude V_G of the command signal is enough; the ΔV_G excursion during the MOSFET turning off is always constant, independently of the Vin value. Definitively, the error due to the charge injection in the virtual node (and thus in the hold capacitance) is significantly reduced with respect to the preceding cases. With equal admitted pedestal error, we can reduce C_H and, definitively, accelerate the S&H acquisition time, extending the bandwidth. In fact, the circuit time constant (which is the closed loop pole during the sampling phase and which is equal to the zero of the feedback block) results $\tau = C_H \cdot (2 R_{ON} + R_F) = 24 \text{ ns.}$ For example, with $C_{H}=60pF$, $R_{ON}=50\Omega$, and $R_{F}=300\Omega$, the bandwidth is around not ideal voltage reader (Rin-00) 6.6MHz.


A drawback of the proposed circuit is the low input impedance: this is equal to R_F during the sampling phase and during the hold phase, is $R_F + R_F$ if V_{in} is very similar to V_{out} ; otherwise, with the diodes conducting, it decreases to $R_{\rm F}$.


This imposes to put a fast buffer upstream the S&H, which is capable of providing the necessary current to be injected into the virtual node; if $R_F=300\Omega$ and Vin,max=5V, we must select an OpAmp with IO,max>17mA.



 V_G can have simple low-voltage CMOS levels (0-3.3V), independent of V_{IN} the Aperture-Induced non-linearity can be drastically reduced







Another issue could be a timing issue but the switching the transistors -> so the two currents are delayed of

(scan course a charge, / discharge of CH

Gervor

Foodback structures

To improve an S&H, it is very useful to increase the availability of the current to rapidly charge the capacitor and treat wideband signals. For this reason, we use structures as those shown in Fig. 6.43. In this structure, if the output resistors of the first OpAmp and RON of the MOSFET are neglected, the acquisition time should be limited only by the slew-rate and the maximum more spict of limitation be SRI I outwar output current of the OpAmp.

The presence of the two buffers introduces a double error in the sampling accuracy, caused by the errors ε between the inputs of every OpAmp. The first buffer OpAmp loses its meaning because it is possible to employ a structure with full feedback, shown in Fig. 6.44. To further increase the acquisition speed, a follower realized with a BJT downstream the switch is inserted to reduce the series resistance to the value $1/g_m + R_{ON}/\beta$ of the conductive BJT (npn for Vin>0, pnp for Vin<0).


We must note that, in this circuitry, the hold capacitance affects the S&H performance levels and is very important to determine the closed loop stability. In fact, the network $C_{\rm H} \cdot 1/g_{\rm m}$ on the forward branch adds a pole in the transfer function A(s) of the first OpAmp while the second, a buffer, presents a closed loop pole in its GBWP. The consequent Bode diagram for the forward gain and for the unity feedback is depicted in Fig. 6.45.


To compensate the S&H, we could use the pole due to C_H after the OpAmp's GBWP, reducing C_H or 1/g_m or R_{ON}. We can understand that the buffer can improve the S&H speed and, indirectly, the stability, too (neglecting singularities introduced by the parasitisms).

Another possibility for the S&H compensation is obtained by means of a reduction in the feedback effect, i.e. increasing the β block attenuation from $\beta=1$ in Fig. 6.44 to $\beta = R_1/(R_1 + R_2) < 1$ in Fig. 6.46. In this way, we ensure the stability

Other circuits

Other circuitry solutions for feedback S&Hs use an Operational Transconductance Amplifier (OTA) in which fully-differential architectures allow an efficient error rejection. Moreover, using the current command of the OTA, it is possible to save also the external switch, as shown in the scheme shown in Fig. 6.54. In the case depicted in figure, during the sampling phase, the voltage stored in the capacitor C_H is $V_{IN}+2 \cdot V_{BE}$.





C_H, connected between the ground and the floating node, is sensitive to the non-linearity problems due to the pedestal error. To avoid this drawback, we

can use the configuration shown in Fig. 6.55, in which the switch is connected to the virtual ground node, and the change between sampling and hold causes a constant output offset. To reduce it, one can use the redundant architecture depicted in Fig. 6.56.





Fig. 6.56: Charge-injection effect reduction by means of a differential compensation.





02

14

Mode

Control

Signal

Common


- 0.1 CH

Input

High-Speed Bipolar Monolithic SAMPLE/HOLD AMPLIFIER

- ACQUISITION TIME TO 0.01%: 1.5µs max
- HOLD MODE SETTLING TIME: 350ns max
- DROOP RATE AT +25°C: 0.5µV/µs max
- FULL DIFFERENTIAL INPUTS
- INTERNAL HOLDING CAPACITOR
- TWO TEMPERATURE RANGES: -40°C to +85°C (KH, KP, KU) -55°C to +125°C (SH)
- PACKAGE OPTIONS: 14-pin Ceramic, Plastic DIP, and 16-pin SOIC Surface mounting IC

- PRECISION DATA ACQUISITION
- DIGITAL-TO-ANALOG CONVERTER



Examples of different configurations:

for pain anplification

Optional

External C_H


R,

DESCRIPTION

The SHC5320 is a bipolar monolithic sample/hold circuit designed for use in precision high-speed data acquisition applications.

The circuit employs an input transconductance amplifier capable of providing large amounts of charging current to the holding capacitor, thus enabling fast acquisition times. It also incorporates a low leakage analog switch and an output integrating amplifier with input bias current optimized to assure low droop rates. Since the analog switch always drives into a load at virtual ground, charge injection into the holding capacitor is constant over the entire input voltage range. As a result, the charge offset (pedestal voltage) resulting from this charge injection can be adjusted to zero by use of the offset adjustment capability. The device includes an internal holding capacitor to simplify ease of application; however, provision is also made to add additional external capacitance to improve the output voltage droop rate.

The SHC5320 is manufactured using a dielectric isolation process which minimizes stray capacitance (enabling higher-speed operation), and eliminates latchup associated with substrate SCRs. The SHC5320KH, KP, and KU feature fully specified operation over the extended industrial temperature range of -40°C to +85°C, while the SHC5320SH operates over the temperature range of -55°C to +125°C. The device requires ±15V supplies for operation, and is packaged in a reliable 14-pin ceramic or plastic dual-in-line package, as well as a 16-pin surface-mount plastic package.



Signal

Common

= 0.1 CH

14


Mode

Control

Other improvement circuits

The trade-off between the speed and the accuracy can be avoided by distinguishing between the capacitance used in the acquisition phase, C_{Sampling}, and the hold one, C_H. This is implemented effectively in Fig. 6.57. It is a Miller amplifier, which is AC-coupled (through C_1 and C_2). During the sampling phase, the amplifier is a buffer with the inverting terminal as a virtual ground; for this reason, across the parallel capacitors $C_{\text{Sampling}} = C_1 + C_2$, there is the input voltage. Moving then to the hold phase, the two capacitors and the OpAmp forms feedback. The equivalent C_{Hold} capacitance is that seen from the output node. To compute it, we can note that the output is a loop node; therefore, the impedance seen is that seen with an open loop $(1/sC_2)$, which is reduced by the factor $1-G_{loop}$. Because the loop gain is A_0 , the equivalent capacitance connected to the output node is $C_{H} \cong A_0 \cdot C_2$. For example, with typical values of and A₀=10,000, we have C_{Sampling}=10pF $C_1 = C_2 = 5pF$ while C_{Hold}=50,000pF=50nF.

In this way, we obtained hold capacitance several orders of magnitude greater than the charged sample capacitance. There is not any trick; the



this

 (\mathbf{x})

big

arvor

feedback is such that any injected or extracted current into or from the output node is not taken by C_1 , but only by C_2 ; the other C_2 pin has not a fixed voltage, but the OpAmp output changes it with an opposite direction during its discharge, maintaining the virtual ground on the non-inverting terminal. During the hold phase, the absorbed output current Iout=1µA determines a Vout discharge with a speed dV_{out}/dt=I/C_{Hold}=20V/s=20µV/µs. However, to discharge a stored voltage of 5V, it is not possible to sink a current for 0.25s because the OpAmp has an output limited by the supply voltage, for example 5V. Therefore, the stage works until the OpAmp output voltage reaches the maximum value of +5V starting from 0V, i.e. for a period less than $\Delta t = \Delta V \cdot C_2 / I = 25 \mu s.$

G100p = - A0

Idea (Step by step): We could think 200d (F) Consider the simpler circuit:

 $= \frac{R_2}{n-Gluop}$ - Rout= (11+00) // R2 1+4. 1- Gloop Rz ((G100 P) - Vloop = -Vt Ao

ES11_ mux and digpot

MICROCONTRUCER

UNIQUE ADC

SoC

Ain

ADC

Sample

Convert

Din

μC κ

Select

So we can just use ONE \$4#, ONE ADC.

out Ewe select Just the one signal we've interested in

Analop multiplexer

(Book p. 494)


Often, it is very important to acquire many analog signals from various sources and to process them by means of a single digital process, DSP or μC (or a memory, in the case of simple storage of acquired signal). A possible implementation of circuitry is shown in Fig. 6.60, in which there are N frontend circuits.

In this way, each channel has its *ad-hoc* designed analog stages for signal conditioning (filtering, amplifying, and possibly dynamic limitation and protection) and an S&H, with the appropriate synchronization circuitry. For

economic reasons, it is better to employ a unique ADC converter, whose digital output can be connected to the processor.

To merge *n* analog inputs to a unique output, we need to introduce a new device named the Analog Multiplexer. Unlike the digital mux, which must only send the logic level of the selected input to the output, the analog mux must precisely pass the same analog information, introducing the minimum error on the voltage level (or current). The internal scheme of an analog mux is depicted in Fig. 6.61. Note the presence of the digital network for input selection, the appropriate drivers to drive the switch, and the *n* switches. The switches are realized with MOSFET transistors.

Switch implementation.



Example of application:





^vsM

Internal architecture:

the swotches: just our transistor is not chough, be anse for analog (0 p -- 0 FF) (opu _off) Non->00 SWITCH ON a lot inputs con vory 10 Ron p-channel pos. and values Nop. + 5V n-channel Switch OFF V_{driver} 0 00 V_{t p-channel} Vt n-channel so to properly a transistor dos. tu. switch We shull use n-channe We put in power (Row / Row) p-channel and n-channel driven with opposite phases puir of

R_{s1}

W

R_{sM}

~~

ChM

Analog

. Mux

АВС

S WITCHES

M

out

A A A A Drivers

Select

Digital Decoder

ABC


S/H

S&H

Analog

Mux

 $2^{2}2^{1}2^{\circ}$ 111 111 = 7 5inary V



Datashect Fig 6.62

M/X/M Low-Voltage, 8-Channel/Dual 4-Channel **Multiplexers with Latchable Inputs**

General Description

Applications

The MAX382/MAX384 are low-voltage, CMOS, 1-of-8 and dual 4-channel muxes with latchable digital inputs. They feature low-voltage operation from a +2.7V to +16.5V single supply and from ±3V to ±8V dual supplies. Pin compatible with the DG428/DG429, these muxes offer low on-resistance (100Ω max) matched to within 4Ω max between channels. Additional features include off leakage less than 2.5nA at +85°C and guaranteed low charge injection (10pC max). ESD protection is greater than 2000V per Method 3015.7.

Low-Voltage Data-Acquisition Systems

Battery-Operated Systems

Sample-and-Hold Circuits

Automatic Test Equipment

Audio Signal Routing

	DG428/DG429, DG528/DG529, MAX368/MAX369	
•	Single-Supply Operation (+2.7V to +16.5V) Bipolar Supply Operation (±3V to ±8V)	
٠	Low Power Consumption (<300µW)	
٠	Low On-Resistance, 100Ω max	
•	Guaranteed On-Resistance Match Between Channels, 4Ω max	
٠	Low Leakage, 2.5nA at +85°C	
٠	TTL/CMOS-Logic Compatible	

Pin-Compatible with Industry-Standard

Ordering Information


Features

 \leq

PART	TEMP. RANGE	PIN-PACKAGE
MAX382CPN	0°C to +70°C	18 Plastic DIP
MAX382CWN	0°C to +70°C	18 Wide SO
MAX382C/D	0°C to +70°C	Dice*
MAX382EPN	-40°C to +85°C	18 Plastic DIP
MAX382EWN	-40°C to +85°C	18 Wide SO
MAX382EJN	-40°C to +85°C	18 CERDIP**
MAX382MJN	-55°C to +125°C	18 CERDIP**

Ordering Information continued on last page. Contact factory for dice specifications. ** Contact factory for package availability

Pin Configurations



The main commercial analog multiplexers' static characteristics (for example, Fig. 6.62) are linked with the switches performance levels and are: R_{on} , maximum closed switch series resistance, usually between 10 Ω and few kΩ; Roff, open switch minimum resistance, usually greater than some tens of MΩ; and, Ioff, the maximum leakage current for every switch terminal, in the order of few tens of nA. Among the dynamic performance levels, opening and closing times, Ton and Toff, respectively, are quoted; these values are usually in the range of few tens or hundreds of ns.

The non-ideal switches' parameters introduce an error in the output multiplexer value. To compute them, it is appropriate to refer to the equivalent circuit depicted in Fig. 6.63. Practically, the mux induced error is due to the difference between the source signal value vs and those effectively downstream the mux, for example as an OpAmp input. The error occurs as a voltage drop across the switch Ron and the selected source Rs due to the resistive partition with the OpAmp input Rin, to the present leakage current leakage Ioff, and to the OpAmp bias current Ib. Applying the superimposition principle, we have:

$$\Delta V = \pm v_{s} \cdot \frac{R_{s} + R_{ou}}{R_{s} + R_{ou} + \left\{ R_{in} \left\| \begin{bmatrix} R_{off} \\ (M-1) \end{bmatrix} \right\} \right\}} \pm \left(I_{off} \cdot M \pm I_{b} \right) \cdot \left\{ \left(R_{s} + R_{on} \right) \left\| R_{in} \right\| \begin{bmatrix} R_{off} \\ (M-1) \end{bmatrix} \right\}$$

in which the signs + or - are coherently taken with the effective directions. In general, increasing the number of inputs increases the error because of the progressive add up of the leakage currents and of the open switches' parallel

 $R_{in}=10M\Omega$ and $I_b=50nA),$ (for example, we would have ΔV=±16.8mV±0.99mV±0.07mV, equal to ½LSB accuracy with 12 and 15 bit ADCs, respectively.

If the directions of the contributions were opposed, it would be possible to look for the compensation, imposing the equality between different components to have $\Delta V \approx 0$:

$$v_{z} \cdot \frac{R_{z} + R_{on}}{R_{z} + R_{on} + \left\{ R_{in} \| \begin{bmatrix} R_{off} / (M-1) \end{bmatrix} \right\}} = \left[I_{off} \cdot M + I_{b} \right] \cdot \frac{(R_{z} + R_{on}) \cdot \left\{ R_{in} \| \begin{bmatrix} R_{off} / (M-1) \end{bmatrix} \right\}}{R_{z} + R_{on} + \left\{ R_{in} \| \begin{bmatrix} R_{off} / (M-1) \end{bmatrix} \right\}}$$

i.e. when:

 $R_{in} \left\| \frac{R_{off}}{(M-1)} \right\| = \frac{v_z}{I_{off} \cdot M + I_b}$

In the preceding example, the parallel resistance should be $20M\Omega$. Unfortunately, this condition varies with the input signal and therefore cannot be ensured.

Conservatively, one can estimate the maximum error and sum all the contributions in their respective absolute values (in fact, the direction of Ioff cannot be defined while the sign of v_s due to the partition is very clear). Assuming that the technologies used for the mux and the OpAmp are similar, i.e. $I_b \approx I_{off}$ and $R_{in} \approx R_{off}$, and that the series resistance $R_s + R_{on}$ is effectively less than other resistance values, the preceding expression is simplified as follows:

$$\Delta V_{max} \approx \left| v_{s,max} \right| \cdot \frac{R_s + R_{on}}{R_s + R_{on} + \frac{R_{off}}{M}} + \left| I_{off} \right| \cdot M \cdot \left(R_s + R_{on} \right)$$

With the preceding values, we obtain $\Delta V_{max} \approx 17 \text{mV} + 1.1 \text{mV}$, in accordance with the results acquired by the most precise computations.

The use of an analog mux is convenient because it allows processing signals from various sources by a single ADC, as shown in Fig. 6.64. In this case, with a 16-to-1 mux and an ADC which can sample at fs=256ksps, every channel can be scanned with a frequency of 16ksps and a total time per channel of only $1/f_{s}=3.9\mu s$ (and not 1/16ksps!). This sensibly reduces the bandwidth that the system can acquire (less than 8kHz to avoid aliasing).

To solve this problem, we can intelligently manage the mux reading sequence, privileging the wideband signals in respect of the slowest signals. For example, if we have M=16 inputs and if only the first four (Ch1, Ch2, Ch3, and Ch4) have bandwidth of 20kHz, it should be possible to adopt a scanning as the following: Ch1, Ch2, Ch3, Ch4, Ch5, Ch1, Ch2, Ch3, Ch4, Ch6, Ch1, Ch2, Ch3, Ch4, Ch7... and so on, ensuring a sampling at f_S/5=51.2ksps for the first four while the other 12 inputs should be sampled at every fs/60=4.2ksps, enough for bandwidth less than few kHz. -for law-BW inputs

Notice that, in case of high impedance sources, the settling time required to ensure good accuracy of the S&H acquired value can reach several tens or hundreds of µs, in addition to the time-slot available for each channel, which, also with the described sequencing, should be only 3.9µs per channel. Assume that the S&H samples the value at the end of the available time-slot for the *i-th* channel, and the ADC converts during the following acquisition (i+1)th. If the ADC has 12bits, requiring accuracy better than 1/2LSB, we should have a time


constant less than:


' (* hoxt p. FSR $=\frac{1}{\ln(2\cdot 2^n)}$ ln 0.5 · LSB

i.e. τ<3.9µs/9=434ns. In case of parasitic capacitance of 40pF (maybe the same S&H C_H), this should impose a maximum limit on the series R_s+R_{on} of 11k Ω .

This is the reason for which, sometimes, it is necessary to put between the source and the analog mux a decoupling preamplifier stage (naturally with low noise and large bandwidth), as a general-purpose OpAmp buffer or, even, an INA.

To solve the limitation just presented, and for those applications in which you need to acquire the inputs at the same time and it is not possible to sample inputs at different moments, we must use the scheme shown in Fig. 6.65.







DW S	SUFFIX	FN SUFFIX
S	OG	PLCC
CAS	E 751D	CASE 775
ORDER	RING INF	ORMATION
MC14X	xxx	
11001-000		
Suff		
Suff		95°C
Suff 1 2	- 40 to 12	
Suff 1 2 P	- 40 to 12 - 40 to 85	5°C
Suff 1 2 P DW	- 40 to 12 - 40 to 85 Plastic DI	5°C

known timing. For example, in the application depicted in Fig. 6.67 (on the left), it is important that, before closing the following path, the currently used switch is open to avoid short-circuits between input sources. If you do not proceed in this way, the same sources (or even the analog mux) could be damaged permanently, or you could see intense spikes (even tens of mA) for each new input selection. Vice-versa, in the application depicted in Fig. 6.67 (on the right), it is important that, before opening the currently used switch, the following is closed. Otherwise, for a certain time, the OpAmp should work in an open-loop configuration, and the output should saturate towards the supplies or, at least, should present intense voltage spikes (this time due to the charge injection). For these reasons, the manufacturers provide two different typologies of multiplexers, based on the command succession: Break-before-Make (BbM) and the opposite Make-before-Break (MbB). For example, Analog Devices offers two identical multiplexers: the ALD4201 as BbM and the ALD4202 as MbB.

Surt Shon	tehos Id close/	орги	Vic don	lt have a	a	ground a si	d through	6			
topitu if ou	felhos Id Close? er/but ne Auil		> hout	armit		that a the	d throug witch osis when Other ope	:us)			
at lou it's	st on r Uose										


connect it to

ground through


the other Ohe


it's opin and

the parallel



Examples





Electronic Systems E512-DAC Separed in order to avoid (So C) that the y disturb cachother when the MC applies a rising edge on Conv pin the Din is converted to an Aout Intro Luction is this is good because if mc continues to modity Din (for operations) also Aout Fig. 7.1 (Book p. 550) will help changing -> we convert only when we want The D/A circuit has a set of n digital inputs $(D_0 - D_{n-1})$ to which the binary Among the parameters that describe the performance of a DAC, there is the

value to be converted is transmitted, as shown in Fig. 7.1. From the pin 'Analog out', the result of the conversion is taken, which becomes available after a time fixed by the commutation of the signal 'Cony' (which determines' the starting of the conversion). The voltage value corresponding to a binary input with all bits equal to '0' is set by the value V_{low} (in the following, we will assume that it is 0V) while that for a binary input of all '1' is determined by V_{ref} (often directly connected to V_{high}, usually equal to 5V). "Two quadrant" DACs allow the use of V_{low}<0, thus extending the output dynamics


also to negative values symmetrically with respect to zero. If the reference can change over time, we speak of "Multiplying" DACs. For them, the analog output depends on the digital encoding, but its envelope is related to the instantaneous V_{ref} voltage, thus allowing easy modulation.

To prevent the spread of interference across the digital and analog parts, manufacturers provide two separate inputs for each power supply, denoted by Vcc, and for the grounds, marked with the initials A and D. Finally, ChipEnable/CE is the signal used to start the operation of the IC, thereby allowing us to keep it in stand-by condition in order to reduce the power consumption when not used.

Full Scale Range (FSR) that indicates the maximum dynamics for Vout

(basically, it is the full scale value). The output of the converter can assume 2ⁿ different values between 0 and (2⁻ⁿ-1)·V_{ref}. The Most Significant Bit (MSB) brings at the output a contribution equal to V_{ref}/2 while the Least Significant Bit (LSB) affects it only by $V_{ref}/2^n$; this value also represents the highest resolution inherently achievable by the device. The Dynamic Range (DR) is the ratio between the maximum and minimum analog quantities that the converter can provide at its output; basically, it gives the number of discrete levels available at the output and is defined as $20 \cdot \log_{10} 2^n = 6.02 \cdot n$. For example, an 8bit DAC has 256 levels and a DR of 48dB. Note that, since the first available level is equal to V_{low}=0V, the maximum level will not be exactly V_{ref}, but it will be 1LSB lower in order to have 2ⁿ levels. Note that the maximum value obtainable at the output is always "FSR-LSB"; thus, the number FSR is never represented since, of the 2ⁿ combinations, one is used for the zero.


Tab. 7.1 shows the DAC resolution as the number of bits changes while Tab. 7.2 summarizes the different types of digital numbering.




76µV


19.5mV


 $L_{east}S_{ignificant}B_{it} = FSR/2^{n}$



Resolution:








forvite ving

300m

Quality Factors: acurracy, resolution, precision

Some of the main quality factors are accuracy, resolution, and precision. Since DACs are analog circuits, they suffer from inaccuracies due to mismatches between components, electronic noise, and thermal drifts, all of which can degrade the performance in terms of achievable resolution. An indicator of the DAC performance is the absolute accuracy, defined as the maximum error between the analog output value and the theoretical value expected. As for the other parameters of merit of the converter, even this is usually expressed in fractions of LSB. Ideally, it should never exceed ± 0.5 LSB, which is what would bring the only quantization noise.

In addition to accuracy, even the other quality factors are used to define the performance of DACs, pictorially illustrated in Fig. 7.2. The resolution is indicated as the largest number of subdivisions in the output dynamics, which the converter is able to distinguish. Denoting n as the number of input bits, the DAC will have a resolution of 2ⁿ levels between 0 and FSR. The precision is rather the quality index that grants an output value always equal to the input signal applied, i.e. it expresses the ability of the DAC to provide the same analog value (repeatable) as the same digital input applied. Note that, while accuracy implies precision, the opposite is not true.



T

100 H

VDD

LP

at Avoo

105

fix the

Voltage

DV00 AV00

Vref

AGND

DGND

Filter


- 100 n F A

3.3

Resolution subdivision of output dynamics that the converter is able to resolve

Precision spread of output valuer, when the input is always the same

Accuracy maximum error between output analog value and theoretical expected one



Errors and you-lincaritics

(book p. 558)

The *offset error* is visible in the characteristic (Fig. 7.6) of a DAC as the distance of the first point of the decoding (all bits zero) from the ideal value equal to V_{low} ; in other words, it represents the output voltage of the DAC when at its input is applied a code with all '0'. This error can be easily eliminated by subtracting it from the output voltage of the DAC and rigidly

shifting all the points resulting from the conversion. This can be done by acting on the voltage V_{low} at the input of the DAC or, if the manufacturer provides it, by adjusting or compensating the potential of a dedicated pin of the integrated circuit.

The gain error is, instead, the error present in the code with all '1' with respect to the ideal value (FSR-LSB)=FSR $(2^n-1)/2^n$, assessed after offset zeroing, also expressed in Volt or LSB. To correct this error, we need to check the slope of the DAC characteristic until it reaches the ideal value of 45°. Since, generally, it is not possible to directly operate on V_{ref} to obtain such a correction, the manufacturer provides a pin that internally acts on the DAC.


From the characteristic of Fig. 7.6, we can see how the offset error causes a shift in the characteristic upwards or downwards and how the gain error changes the slope of the real interpolating line (not 45°). Once compensated these errors, we have to address the non-linearity of the DAC, which is worse and which cannot be corrected by the user.

The integral or absolute non-linearity (INL) is represented by the maximum deviation between a real point of the characteristic of the DAC and the corresponding point on the ideal interpolation line, as shown in Fig. 7.7. The differential non-linearity (DNL) is, instead, the maximum difference of the jump in voltage between two adjacent results of the conversion and the corresponding theoretical value equal to one LSB.

Voltage-s whing DAC

(Book p. 556)

This second simple DAC implementation, shown in Fig. 7.4, uses a resistive divider made of $2^{n}+1$ identical to divide the entire FSR in 2^{n} voltage levels, each apart from their neighbor by $1LSB=(V_{ref}-V_{low})/2^{n}$. The level corresponding to the numerical code at the input of the DAC is selected by properly closing some MOS switches controlled by the n bits of the digital word, from the least significant D_0 to the most significant D_{n-1} . The output voltage buffer ensures the possibility of providing a sufficient current to the load without worsening the accuracy of the conversion.



This circuit offers the advantage of ensuring an intrinsic monotonicity of the conversion and of needing identical resistance values, which is easily achievable with high accuracy.

However, the need for a large number of resistors and switches, equal to 2^{n} -1, implies that this architecture is only used for 8-bit (or less) DACs since the resistors take up a lot of space (particularly, if they are of high value). Also important are I_{bias} of the OpAmp and $I_{leakage}$ of the MOS switches that, depending on which switches are closed, change the characteristic in a non-uniform and unpredictable manner, introducing non-linearity.

ANALOG MUX ----> D₁ DECODER It AVce $\rightarrow D_2^{\circ}$ But twis is an expensive Divil. MSB solution - switches + DECODER Aout (hayper too much effective AGND solution Components: 2ⁿ resistors and 2ⁿ⁺¹ pass-transistors (i.e. 2ⁿ⁺² MOSFETs) current ernor Bias 1 OpAmp Advantages: easy scalability of resistors (all identical) $LSB = \frac{3V}{28}$ 5V = VRF = FFH but OpAmp I_B current causes non-linearity issues to IB Div 8 bit Fy. 7.3

Components

Weighted-R DAC

(Baok p. 555)

Ex.

It is the simplest of converters and has the structure shown in Fig. 7.3. To determine the value of the output voltage V_{out} , we use a voltage divider with 2^n resistors (in relation to each other with an incremental ratio of the power of 2). We divide the amplitude of the signal into 2^n levels between the values V_{low} and V_{ref} , depending on how the switches are closed (or opened). The value of the output signal is given by (where V_{low} =GND):

 $\mathbf{V}_{\text{out}} = \mathbf{V}_{\text{ref}} \frac{\mathbf{R}_{\text{f}}}{\mathbf{R}} \left\{ \frac{\mathbf{D}_{\text{n-1}}}{1} + \frac{\mathbf{D}_{\text{n-2}}}{2} + \dots + \frac{\mathbf{D}_{0}}{2^{n-1}} \right\} = \mathbf{V}_{\text{ref}} \left\{ \frac{\mathbf{D}_{\text{n-1}}}{2} + \frac{\mathbf{D}_{\text{n-2}}}{2^2} + \dots + \frac{\mathbf{D}_{0}}{2^n} \right\}$

Note that the resistance at the terminal D_{n-1} gives a contribution at the output, which is equal to $1/2^{n-1}$ of the total. Furthermore, note some peculiarities of this implementation:


 variety in resistance values: starting with a low value R (a few kΩ), extremely high values 2ⁿ⁻¹·R (a few MΩ) are also necessary, which are hardly integrable except than at the expense of a large occupation of area;

+5 V

 accuracies of the components: the resistance values are determined by the relation R=ρ·L/WT; generally, we have a fixed ρ/T (it depends on the manufacturing technology), and the different R values are obtained by changing the ratio L/W (at the layout level). Unfortunately, all these parameters have their tolerance levels;

- R_{ON}: each R_{ON} of the MOS switches weighs differently when in series with R rather than with 2ⁿ⁻¹·R;
- variable current consumption variable: dependent on the bits set to 1 since I_{bias} of the negative input will flow into different points of the resistive divider;
- reversed polarity: after the OpAmp voltage varies between 0V and -Vcc. Therefore, a negative power supply is needed or, at least, a charge pump internal to the integrated circuit, for the voltage reversing.


I lot of possible errors




5:	n resistors (not quite) and 2.n MOSFETs (p-MOS to V _{ref} , n-MOS to V _{lot}	(w)
	1 OpAmp	193 _

Aout

Problems:	large silicon area	tolerance of resistors	OpAmp I _B		





There are several types of dynamic errors: the intrinsic errors due to the fact that the analog-to-digital and digital-to-analog conversion introduce a quantization in the amplitude of the signals; those caused by the non-linear characteristic of the converter, which cause the appearance of unwanted harmonics; and errors due to the various electronic noises and interference, which are added to the useful signal. All of these will be described in detail.


Quantization croor

Fig. 7.11: Quantization error.


As a sampled and quantized system, a DAC also suffers from the noise attributable to the quantization caused by the granularity of the digital code, shown in Fig. 7.11, i.e. the finite number of analog levels provided at the output. In modulus, this error is less than 1/2LSB. If the signal is sufficiently variable to several levels, the quantization error (deterministic) can be considered, with good approximation, a white noise not correlated with the useful signal, having a uniform distribution of probabilities, between ±1/2LSB. The variance of this error, with dimensions of Volt², is calculated by using the following expression:

 $\sigma^{2} = \underbrace{\int_{\underline{LSB}}^{\underline{LSB}}}_{\underline{LSB}} \varepsilon_{q}^{2} \cdot \frac{1}{\underline{LSB}} \cdot d\varepsilon_{q} = \frac{1}{\underline{LSB}} \cdot \left[\frac{\varepsilon_{q}^{3}}{3} \right]_{\underline{LSB}}^{\underline{LSB}} = \frac{1}{\underline{LSB}} \cdot \frac{2}{3} \cdot \frac{\underline{LSB}^{3}}{8} = \frac{\underline{LSB}^{2}}{12}$

The variance of an ergodic statistical process also represents its power (in our case, the quantization noise power); the square root of the variance is better known as the effective value (r.m.s., root mean square).



The maximum Signal/Noise ratio of a converter is that achievable by applying a sinusoidal signal with the maximum amplitude allowed (peak to peak value equal to the FSR) with the least possible noise superimposed, i.e. the only quantization noise. Considering applying, at the input of the DAC, a signal that covers the whole permitted dynamics, for example a digital sine wave with amplitude of FSR/2, and compare it with the only quantization noise, we will obtain the following signal to noise ratio:



where $(FSR/2 \cdot \sqrt{2})^2$ is the useful power of a sinusoidal signal with maximum amplitude equal to $V_p = FSR/2$, and $V_{al eff} = V_p/\sqrt{2e} 6.02 \cdot n$ represents the maximum dynamics.

It can be derived from the previous equation that each bit improves the signal to noise ratio of about 6dB. The meaning of the SNR is simple: given a maximum amplitude analog sine wave at the output, it describes the "granularity" of the quantized sine wave, comparing it to a corresponding "noisy" sine wave. The rms nose that provides "visually" the same resolution is just equal to the square root of LSB²/12, i.e. LSB/√12≈LSB/3.5. Thus, an 8-bit DAC has SNR_{theoretical}=6.02·8+1.76=50dB, therefore, for a sine wave with the maximum allowable peak to peak amplitude (equal to the FSR), it will have a quantization error that results in a "noise" which is equivalent to a

real white noise, with a power equal to -50dB=1/100'000 with respect to the sine wave, i.e. with an rms value equal to 0.22% of the peak value (FSR/2) of the sine wave.






Fig. 7.12: Spectrum of the output signal of the DAC: we can see the sine wave of interest, the spurious harmonics, and the background noise; each histogram has a width that is called bin width.




 $D = 20 \cdot \log \frac{FSR}{LSB} = 20 \cdot \log 2^n = 6.02 \cdot n$

 $n_{eff} = \frac{SNR - 1.76dB}{6.02dB}$



Ideal Signal-to-**N**oise **R**atio: $SNR|_{max} = \frac{\max \text{ signal power}}{\min \text{ noise, just quantization error}} = 10 \cdot \log \frac{(FSR/2\sqrt{2})^2}{(LSB^2/12)} = 6.02 \cdot n + 1.76$

EffectiveNumberOfBit:



SNR theor. = SNR: deal - QS = SOdB - 20 dB = 30 dB Worse SNR red. = SNR ideal - QS- QN = 15 dB $\Delta S = \frac{50 \text{ mV}}{5 \text{ V}} = 20 \text{ dB}$

EXTRA NOLSE

SNRideal = 6.02 · ENOB + 1.76 - ENOB = SNRideal - 1.76 -> Equivalent Namber OF Bits (ENOB):

Spictual Performance signal to Noise and Distorsion Ratio (SiNAD)

A figure of merit to recognize the performance of a DAC converter is the SNDR or SiNAD, Signal to (Noise+Distorsion) Ratio, which represents the ratio between the power of the sinusoidal signal at the input and that obtained by adding the power of the quantization noise and of all the spurious harmonics generated as a result of the distortion produced by the DAC itself.

The purity of the input sine wave (digital) can be detected by performing the FFT (Fast Fourier Transform) while the spectrum of the output (analog) can be measured with a spectrum analyzer, as the one shown in Fig. 7.12. The manufacturer, to specify the performance of the converter, often provides a graph that shows the power distribution vs. frequency (limited to the Nyquist bandwidth) when the input is a sine wave at a given frequency. To be more precise, the graph provides the power of each histogram and not the power spectral density; this difference will be crucial in the reasoning below. This spectrum is the result of the analysis of the output signal of a DAC with a spectrum analyzer (a device that performs the FFT) with a filter of 1Hz, which plots the power for all frequencies.

In Fig. 7.12, we can see the power peaks of the input sine wave (at the fundamental frequency) and those due to the various harmonics resulting from the distortion (not present in an ideal DAC). The powers are normalized to 0dB; then, it is more correct to speak of dBc, where the subscript "c" states that it refers to the "carrier".

The value of about -80dB, where the average of the remaining histograms is, is called the Noise-floor and is essentially a white noise (constant over $f_s/2=f_c=f_{Nyquist}$). This is due to both the quantization noise power, equal to LSB²/12, uniformly distributed over the various frequencies, and the other noises (thermal and shot) inside the converter. It is important to note that the noise-floor does not exactly specify the signal/noise ratio of the DAC, i.e. for a 10bit DAC (hence with SNR_{theoretical}=62dB), the noise-floor is not placed 62dB lower than the fundamental.

In fact, just because the spectra provide the power (and not the spectral density) contained within each histogram, the value of the Noise-floor will depend on the number N of samples used to compute the FFT. In fact, starting from N values in the time domain, the Fourier transform DFT calculates the same number in the frequency domain, distributed between 0 and fs. Each of the N/2 samples calculated at frequencies between 0 and $f_s/2$ (Nyquist frequency) contains information related to the power that the signal takes in a histogram of width $(f_S/2)/(N/2)=f_S/N$ between $f_s(k-1)/N$ and f_sk/N (k=0... N/2-1), called *Bin Width* (width in frequency of each histogram). Dealing with a stream of digital samples sampled at f_S=500ksps and desiring to calculate the spectrum with a precision in frequency (bin-width in fact) of 0.2Hz, N=500,000/0.2=2,500,000 histograms in frequency, as many samples in time consequently, would be required. Since these follow each other every $1/f_{s}=2\mu s$, it will be necessary to acquire the signal for a period of time equal to $N \cdot 1/f_s = 2,500,000 \cdot 2\mu s = 5s$.

In conclusion, in the case of a sine wave centered at a well precise frequency, the amplitude of the corresponding histogram would always remain constant since as N increases, the power of the sine wave remains the same and always centered in a single histogram. Instead, in the case of white noise, the increase in N decreases the value of the power contained in each histogram by the same amount. For this reason, the Noise-floor level is given by the following expression:


Noise Floor = $-\{6.02 \cdot n + 1.76 + 10 \cdot \log N\} = -SNR|_{\text{theoretical}} - 10 \cdot \log N$

For every doubling of N, there is an increase of 3dB in the noise noisefloor at the same actual performance. This suggests that, with a higher number of samples, the level of noise in power goes down because the description of the signal improves.

Signal to Noise Ratio:

Signal to Noise And Distorsion:

800 1450



Harmonic Distortion -> (look also at prof Ex07-1 for an example)


The parameter THD (Total Harmonic Distortion) provides the ratio between the rms power of the different spurious harmonics generated by the DAC and that of the useful signal (the fundamental). The calculation should consider at least the first nine harmonics, although manufacturers consider

only the first five. In the following expression, we assume that the power of the useful signal is normalized to 0dB:

$$\text{THD} = \frac{\sqrt{\sum_{i=2}^{9} V_i^2}}{V_i} = 20 \cdot \log \sqrt{10^{\left(\frac{2^* \text{harmonic (dB)}}{20}\right)^2} + 10^{\left(\frac{3^* \text{harmonic (dB)}}{20}\right)^2} + \dots} \quad \text{[dB]}$$

 V_1^2 is the power of the input fundamental while V_i^2 is the power of the i-th harmonic.

Finally, the parameter IMD (Inter Modulation Distortion) takes into account the intermodulation distortion that is created when two or more sine waves enter in a non-linear DAC. Because of non-linearity, the conversion of the sum of two sine waves at different frequencies f1 and f2 determines the appearance of spurious sinusoids at frequencies different from that of the fundamentals at the input (f₁ and f₂). Such a relationship gives us an indication of how nonlinear the DAC is. In fact, a non-linear characteristic generates some spurious products (they are the spurious components) in the sum and difference frequencies of any linear combination of the original ones, i.e. at frequencies $m f_1 \pm n f_2$. The IMD is defined as the ratio between the power of these 'beats' and the useful power of the input signals:



Note that the second order components are f_1+f_2 and f_1-f_2 , which does not mean that the signal is $V_1 \cdot \sin(2\pi f_1 t) + V_2 \cdot \sin(2\pi f_2 t)$, but just $V \cdot \sin[2\pi (f_1 + f_2)t]$.

real ratio between signal and noise (NO distortion, NO disturbances)

... hence

$$SiNAD = \frac{power of real signal}{power of real white noise} \bigg|_{dB} = 10 \cdot \log \frac{\left(Vin_{peak}/2\sqrt{2}\right)^2}{\sum powers of bins at the level of NF}$$

real ratio between signal and noise+distortion(harmonics)+disturbances

 $\frac{\text{power of useful signal}}{\text{total power of real noise and harmonics}} = 10 \cdot \log \frac{\left(\text{Vin}_{\text{peak}}/2\sqrt{2}\right)^2}{\sum \text{powers of ALL bins}}$ SiNAD =


Total Harmonic Distorsion: ratio between all harmonics and useful signal (NO disturbances) $THD = \frac{power of all harmonics}{power of the useful signal}$ OdB Segnale fondamentale f1=20MHz f2=21MHz -20dB Prodotti di -40dB intermodulazion del terzo ordine -60dB 19MHz = 2f1-f2 Prodotti di Prodotti di 22MHz = 2f2-f1 -80dB intermodulazion del secondo ordine del secondo ordine -100dB 1MHz = f2-f141MHz = f1+f2-120dB

ratio among all intermodulation products and 2 useful signals Inter Modulation Distorsion:


Input Frequency (Hz)

9600

power of all intermodulation products $\sqrt{\sum nf_1 \pm mf_2}$ IMD = power of the 2 useful signals at 2 different frequencies




GNow consider the maximum possible signal (i'm the FSR):



ex. FSR = 5V, h = 8 hit

 $S_{max} = \frac{2.5}{\sqrt{2}} \qquad S_{max} = \left(\frac{2.5}{\sqrt{2}}\right)^2 = 3.125 V^2$ $S_{max} = \frac{5}{2} = 2.5$ SNRidond = 6.02 n + 1.76 = 50 dB 11 define it as OLBC $G_{Nmin} = \frac{L_{5B^{2}}}{72} = -SNRidial = -SOdBc$ $-5NR = 5 = \frac{048c}{N} = (0 - (-50)) = 50 dB$ Working area $f_{s} = 1$ Ts Noample = Timras Ts Tuncas symm, hie OHz 25 Power within each bin: Nsample 4 FSR= 5V OdBe $OdBc = Smax = \left(\frac{FSR}{2\sqrt{2}}\right)^2$ 9-70Bc - 20 2%




ES13_ADC

Electronic Systems

ranging from µs to ms. In Fig. 8.1 is shown the schematic of a generic ADC converter. It gets, at the input entitled 'Analog Input', an analog voltage and converts that voltage into the corresponding output binary word. The output bits, indicated as D₀-D_{n-1}, can be provided either in parallel or in series. Moreover, many ADCs have additional pins, such as 'Valid out' to indicate the completion of conversion, 'ChipEnable' to enable or disable the whole ADC (by turning off the internal circuitry and putting the outputs to high impedance), 'Start of Conversion' (SoC) to begin the conversion, and 'Busy' (set by the ADC during conversion process).

ADCs are also affected by non-linearity errors due to the fact that the as would be the bisector in the case of an ideal ADC. The deviation from the ideal case can be assessed by comparing the real characteristics of the converter either with the line linking the values corresponding to the extreme codes '000' and '111' or with the best straight interpolating line of the real ADC characteristics ('best-linear fitting'), as shown in Fig. 8.6.




Flash ADC

The Flash ADC makes a parallel conversion of the input signal, ensuring extremely low conversion times (of the order of tens of nanoseconds). It is based on a resistive divider with 2^n resistors to create the corresponding 2^n –1 quantization levels and to be compared with the input voltage through as many comparators (Fig. 8.8). From the thermometric code of 2^n –1 bits at the output of the comparators (comparators switch in order with increasing input signal), we get to the desired binary code of n bits by simply using a digital encoder. The output register allows storing the last datum while the ADC proceeds with a new conversion.

The extreme simplicity and speed of conversion of Flash converters are obtained at the cost of a high silicon area required and power dissipation rapidly increasing with the number of desired bits; in fact, already for an ADC with only 8 bits, $2^n-1=255$ comparators are needed! In addition, the bias and leakage currents and the parasitic capacitors of the inputs of the comparators determine an alteration in the input voltage divider, with consequences on the linearity of the converter, which are more and more pronounced as the number of bits increases. The offset of the different components could lead to incorrect

switching, resulting in missing codes, or even non-monotonicity of the ADC characteristics. It is definitely the faster ADC (conversion time $T_C <50$ ns, i.e. $f_S = 1/T_C >20$ MHz), but with few bits (n ≤ 10).



Components: 2ⁿ resistors and 2ⁿ comparators

Fif. 8.8

F1p. 8.9.

1 "thermometric" encoder

Pros & Cons: very fast (T_c<50ns)

few bits though (n<10) offset and IB of comparators


Vin

Staircuse ADC

Some ADCs need a DAC inside. The idea behind these configurations is to change, with subsequent adjustments, the binary code at the DAC input until its output voltage reaches the input signal value; the code that gives this condition will be the output of the ADC. This requires a comparator with precision (and hence offset) lower than $\pm \frac{1}{2}$ LSB.

One method to perform such a code search is to implement a simple sequential search feeding the DAC with a binary counter (Fig. 8.9), which forces a staircase at the output of the DAC. As long as the command /SoC (Start of Conversion) is disabled (i.e. at level High, being active low since it has a line over it), the flip/flop is held with Q low and /Q high, that is, the clock can get to the counter through the AND, but the counter is kept at zero by the reset pin (active high). Just activated the /SoC (making it low), the counter starts its counting, which will be stopped when V_{DAC} passes V_{in}.

At this point, the flip-flop S/R will set the 'End Of Conversion', and will simultaneously disable the clock to reach the counter (resetting /Q to low level). The value in the counter will be the desired Digital Out. The precision of the conversion depends on that of the DAC, which must have monotonic characteristics, small offset and non-linearity errors. The conversion time T_C , which depends on the amplitude of V_{in} , may require up to 2^n clock periods (when v_{in} is the maximum, that is, equal to the FSR, and all the bits have to be set to 1), therefore: Another disadvantage of the staircase architecture is represented by the fact that the sampling comb is not constant. In fact, providing the signal at regular periods for the start of the conversion SoC, the ADC will finish after a period of time dependent on the value of the input, therefore not granting a sampling with regular steps. The consequences would be high non-linearities. To avoid this problem, it is necessary to introduce a Sample & Hold at the input, which freezes the datum all the times the command SoC is set; in this case, when /SoC goes low, the S&H has to go in the hold phase.



• if Q.ZO ver have bins current effect) on analo, Dout FFH NON-LINEAMITY

with the offset

1V

INLY DNLT

AFFSIT

Juin cruo

Vref = 1V

Dout

FFH

SV Ain

quality

1V Ain

the BLAS amonts:

 $I(15toll_{I})$

C (1± toll c

dec

ID a V

Vol

and also invient source usually

depends on the voltage. -> lead to non-lin.

Sep. possible whent source scheme

tollerance

This enous

LALY Sc distortions

in the output

2<u>dV</u>

Vine

Since there's no feedback -> E = 0

00 H OV SV An

 $T_{C_{max}} = \frac{2^n}{f_{clock}}$

A 10bit converter with $f_{clock}=10$ MHz will have a maximum T_C equal to 102.4µs, namely $f_S < 10$ kHz; according to the Sampling Theorem, this limits the maximum frequency of the input signal to only about $f_{in,max}=f_S/2=5$ kHz. The maximum clock frequency is directly related to the speed of the DAC and that of the comparator; for instance, with $f_{clock}=10$ MHz, in less than 100ns, the counter has to increase, the DAC settles its output, and the comparator eventually switches.

Tracking ADC

In the tracking ADC (Fig. 8.10), at every new conversion, the counter is not simply reset and progressively increased as in the previous case, but it is made to increase or decrease, depending on whether the input voltage is greater or lower than that given by the DAC. In this way, after the first phase of staircase (similar to the previous case), if the input signal is slowly variable in time, the DAC is able to follow it in few clock periods and eventually remains attached to it at every clock period. An up-down counter properly driven by a simple logic that exploits the output of the comparator is needed.

For the ADC to be able to remain 'hooked', it is necessary to limit the maximum slope of the input signal so that $dV/dt|_{max} < LSB/T_{clock}$, i.e. limit the sinusoidal frequency below:

For example, a 10bit converter with $f_{clock}=10$ MHz could follow a sine wave at full dynamics with $f_{max}\leq3$ kHz. Note, however, that this ADC is much faster than the previous one (although the previous example limited the maximum input frequency to 5kHz) because now the ADC provides a correct sample at every clock pulse, namely every 100ns (and not every T_C=0.1ms, as before)!

The signal of End-of-Conversion, to make sure that the digital code at the output is correct, i.e. the converter has effectively hooked the input signal, should be obtained through a simple logic network that checks the alternation of Up and Down signals, as shown in Fig. 8.10, on the right. This will require a frequency of the signal much greater than the f_{max} found so that, even in situations of high slope, there is the 'alternation' mentioned above; in other

words, with $f=f_{max}$, the signal is effectively 'hooked', but we will have only 'up' and 'down' pulses.

Single - slope ADC

This converter is based on a working principle similar to that of the staircase ADC, but uses an analog ramp (and not a digital staircase) to make the comparison, as clearly shown in Fig. 8.11, thanks to a constant current source and a capacitor (instead of a clock and a counter). Until the command SoC (Start of Conversion) is set, the ramp does not start, and the counter is kept to zero. Across the capacitor a linear charge will develop, just like a ramp. The 'Stop' comparator will give the End of Conversion (setting EoC) when the ramp will reach the value V_{in}.

The closure of the switch that enables the capacitor charge is not instantaneous (due to the resistance of the MOS switch and parasitic). For this reason, a second 'Start' comparator is introduced, which enables the counting only when the ramp crosses a certain threshold. To avoid problems due to the offset voltages of the comparator, it is preferred to make the ramp start from slightly negative voltages.

The maximum conversion time is high (equal to that of the staircase ADC): $T_{Cmax}=2^{n}/f_{clock}$. Also in this case, we have the problem of the irregular sampling comb which can have high non-linearity effects if not treated in the right way, for instance introducing an S&H before the ADC.

Unfortunately, the circuit remains very sensitive to the tolerance degrees of the capacitor, of the current source I_{ref} , and of the clock period. Tolerance degrees or thermal drifts on the parameters of the charge cause a ramp more or less suddenly that, ultimately, will cause a different reading at the output of the counter and hence a low conversion accuracy. To appreciably reduce these problems, there is 'double ramp' architecture.

Fig. 8.11 Vin Stop Analog EoC Vrampo Input Start Clk Clock Digital Output Telock SoC Counter Vcc Θ. Counts 1111 ÷ $=\frac{2^{n}}{2}$ EoC SLILPUHLY f clock SoC

many bit (n>16) but slow (T_c>1ms)

possible enhancement: double-ramp, dual-slope ADC

precision dependents on dV/dt = I/C

Advantages:

Dud-slope ADC

The feature of this ADC is to use a first charge ramp with a variable slope, proportional to the analog input signal (obtained by a simple integration of the


signal itself), for a fixed time, followed by a discharge ramp with a constant slope (obtained by integrating a constant reference voltage). The scheme is shown in Fig. 8.12. Once the SoC command has been received, a suitable control logic internal to the ADC resets the integration capacitor (through the closure of the MOS M3) and the digital counter and then proceeds with the

integration of the input signal (closure of M1) for all the time necessary for the counter to overflow, i.e. 2^n clock pulses. Once the overflow bit of the counter (its n+1th output bit) has been set, the control logic opens M1 and closes M2 (there is no need to reset the counter because, after the overflow, it automatically restarts from 0) to begin the phase of discharge (note the opposite signs of V_{in} and V_{ref}) with a constant slope.

When the voltage across the capacitor (and hence the output of the first OpAmp) is back to 0V, the conversion is over, as shown in Fig. 8.13; the number N of clock pulses required to bring the voltage V_X of the integrator back to zero is proportional to the value of the input V_{in} ; therefore, the following is the expected digital result:

$$N = 2^n \cdot \frac{V_{in}}{V_{ref}}$$


Note how in the first ramp the amplitude achieved depends on R, C, and V_{in} despite the current I=V_{in}/R. The discharge with a constant slope will last for a period of time $T_2=T_1\cdot V_{in}/V_{ref}$. However, since both charge (first ramp) and discharge (second ramp) of the capacitor take place with the same integration constant R and C, the value N does not depend on R, C, and f_{clock} (at least as long as these quantities remain stable throughout all the conversion time). In fact, possible tolerance degrees of the parameters R and C equally act on the





two integration phases with no effect on the conversion accuracy, as shown in – Fig. 8.14. Therefore, the dual slope ADC offers good performance in terms of linearity and accuracy (as long as the static and dynamic performance of the – integrator and of the comparator are good), making it possible to achieve resolution even higher than 20 bits. The maximum conversion time, equal to – $T_{cmax}=T_1+T_{2max}=2\cdot2^n/f_c$ (Fig. 8.14), is unfortunately high, equal to twice the corresponding single ramp ADC.

Finally, a very interesting feature of this architecture, as that of any other architecture that integrates the input signal, is the possibility to reject disturbances, with frequencies multiple of the integration period, superimposed on the useful signal V_{in} . In fact, a generic disturbance (both bump and ripple) superimposed on the input voltage can produce a change in the slope of the charge of C, altering the voltage reached at the end of the phase T1 and, thus, the result N of the conversion. Instead, any fluctuation in V_{in} , which is likely to

end the phase T1 with the same amplitude V_X stored in the capacitor, will not give any error on the output N. This peculiarity is specified with the Normal Mode Rejection (NMR), shown in Fig. 8.15, for two different clock frequencies, properly chosen (depending on the number n of bits) to be able to completely reject disturbances at 50Hz or 60Hz from the network, along with all their harmonics.







Successive approximation ADC (SAR)

This type of analog to digital converter exploits a very efficient code search technique, entitled *binary search*, which requires a number of clock cycles equal only to the number of bits to be provided at the output (Fig. 8.16). Following the command Start Of Conversion (SoC), the sequential SAR network begins by asserting the Most Significant Bit (MSB) of the digital code and comparing the corresponding analog value (equal to FSR/2), generated by the internal DAC, with the voltage at the input: in the case V_{in} is still greater than V_{DAC} , the level of the bit is kept; otherwise, it is lowered to 0. At every subsequent clock stroke, the SAR sets a bit at a time and then decides whether to keep it that way or to reset the level, until the LSB is reached.

A conversion requires only n+1 clock pulses instead of 2ⁿ of the ADCs seen so far:

 $T_{Cmax} = (n+1)/f_{clock}$

For example, a 10bit ADC with f_{clock} equal to 10MHz has $T_{Cmax}=1.1\mu s$ (instead of 100 μs of a ramp ADC), and it becomes possible to handle signals with a maximum frequency of

When

Fip. 8.17


approximately 450kHz (a factor of 100 compared to the single-slope ADC). The improvement in conversion speed is more and more pronounced at increasing resolution. For example, for a 14bit ADC, the conversion would be $2^{n}/(n+1)=1092$ times faster.

In order for the conversion to be successful, it is important that the input signal V_{in} is constant within ½LSB during the entire search for the correct code, i.e.:

$$f_{in,max} \leq \frac{f_{clock}}{2\pi \cdot 2^{n+1} \cdot (n+1)}$$

in the example above, that would result in a limiting frequency of only 155Hz! If the input signal is too variable during the conversion time, this would lead to an error (see Fig. 8.17).

We must now resolve the question: "How can it be possible that an ADC capable of handling signals at 450kHz (according to the Sampling Theorem) actually fails to convert sine waves with a maximum frequency of less than a few hundred Hz?" To overcome this obstacle, just ensure that V_{in} cannot change during the time T_C , not to distort the conversion: this can be obtained simply by putting an S&H before the ADC.




Components:	1 DAC and 1 sequential SAR logic
Advantages.	provision depends on the DAC

Advantages: precision depends on th

FSR for TISB computed FSR/2 CLOCK FSR/2 CLOCK CLOCK TCmax = $\frac{n+1}{f_{clock}}$ TCmax = $\frac{n+1$





To fully understand how to drive an ADC, it is necessary to study its appropriate timing, supplied by manufacturers themselves. In addition to the tables summarizing the features of the ADC (such as that in Tab. 8.2), these precise 'conversion timings' for measuring the speed of the converter are important. In fact, the *conversion time* T_C described so far is important when we want to make the conversion in a very specific instant of time, indicated by the activation of the SoC: this type of event is called the *single-shot*. In other applications, however, it is important to make a continuous series of conversions at the highest rate possible; this type of use is called the *free-running*, and it is important to quantify the number of *Samples per Second* (SpS), which the converter can provide.

In general, the SpS are different from the *sampling rate* $(1/T_S)$ or the *sampling frequency* f_S of the ADC. The latter is generally less than the inverse of the conversion time T_C due to the presence of some incidental timing and various delays (settling time, hold time, reset delay ...).


Single - shot ADC

The typical timing diagram of a non-pipelined ADC is shown in Fig. 8.19. The request for a new conversion is done by lowering the R/C signal (Ready/Convert, homologous of the SoC); the ADC will then convert the analog input stored during the previous 'Ready' phase (R/C high). In the datasheet of the component, the manufacturer specifies the time required to transit from the 'Acquire' phase to the 'Convert' phase (t_{AP}), coincident with the opening delay of the internal S&H. However, it is only after a time t_{DBC} starting from the falling edge of R/C when the conversion actually begins, and the 'busy' signal is set (low). From the conversion end, it may take a delay t_{DBE} before the ADC communicates with the outside world that the conversion is finished, raising again the pin of busy. That delay also includes the settling time that the latches on the output bus need to provide the correct data. Simultaneously with these operations, the ADC starts a new phase of acquisition and tracking of the input signal so as to be ready for the next conversion.

The total time for the conversion of the data is hence equivalent to the sum $t_{DBC}+t_B$, not only to $T_C=t_c$ as described so far, precisely because of the additional 'overheads' that add up to the actual conversion. Finally, the delay t_{HDR} , required a new conversion, with which the ADC will take the result of the previous conversion from the bus is shown, putting it into a high impedance – state. In conclusion, for this ADC, we have: $SpS < 1/T_C$.

$T_{conv} = (u+1) T_{Cu}$ $\frac{1}{T_{conv}} = \frac{1}{T_{5}} + \int_{saugling} \frac{1}{(u+1)} + Cu + \int_{saugling} \frac{1}{2} +$

Fig. 8.19



Free-running pipelined ADCs (not really seen at lesson)


There are pipelined type structures in which it is possible to start a new conversion even if the conversion corresponding to the previously acquired data is not yet completed, thanks to more cascaded blocks that work as in an assembly line (or bucket-brigade style), each performing a simple task (such as the S&H, the SAR, the comparison logic, the latch of the output data, ...), but


on different samples. In this way, it is possible to maximize the *throughput*, although the single conversion can be slow.


Fig. 8.20 shows the timing of a pipelined ADC that accepts input data (and therefore provides the conversion at the output) at a frequency two or three times higher than that of the conversion, i.e. $SpS=2/T_C$ or $2/T_C$ (depending on how the pins 28 and 29 of the ADC are set). The advantage of this configuration is to have a high *throughput* compared to the rate of conversion of each sample.

The disadvantage is the *latency* with which the converted data will appear at the output; in this case, it may be $2 \cdot t_{CVD}$ or $3 \cdot t_{CVD}$, depending on how the ADC is set (as shown in Fig. 8.20). In particular applications, such as single-shot or not regular conversions, it is preferable to use non-pipelined ADCs with no latency.

Fig. 820. free-running pipelined ADCs:







proposed structure; the bold lines refer to the remaining comparators, and the dotted lines are for the interpolation taps. Because the comparators are real, the characteristics are not steps, i.e. Vout does not commute from the low value to the high value when Vin exceeds the reference voltage for an infinitesimal value. Because of the comparator's finite gain, we have a region with a vertical slope, in which the comparators have a quasi-linear behavior around the reference voltage. Therefore, Vout is an index of similarity between Vin and Vref. We can exploit this information to reconstruct the output signal for the removed comparators. The reconstructed voltages have a high distortion at large values of V_{out} (i.e. in case of comparators close to the

but we are !

for n=8

if we vemore

62,03,04

Comparator s

add visistors

by hire

tripper in this way

LSB = FOR = 18 mV

 $\frac{G_{a \text{ in}}}{(\text{slop})} \stackrel{\geq}{=} \frac{\Delta}{\frac{1}{2\text{ Is}}} \stackrel{=}{=} \frac{\frac{5V}{5}}{\frac{5}{2^{11}}} \stackrel{\geq}{\to} \frac{256}{2^{11}}$

interpolation networks are constituted by eight resistors that are connected to eight comparators, as shown in Fig. 9.2. The number of comparators is unchanged (128.8=1024), so the area and the power consumption are high; however, the advantages are significant. Considering two consecutive OpAmps, N-1 and N, we can see in the figure that the interpolation is reached connecting four resistors between the non-inverted output voltages V_{n-1} and V n and the other four between the inverted voltages CV n-1 and CV n. At this step, the eight comparators can be connected to have eight reference voltages indicated by the white circles.

The first result is the reduction in the input capacitance in respect of the traditional scheme. In fact, there are only 128 OpAmps instead of the 1024 comparators; a value shown in literature is only 8pF. The second result is the DNL reduction due to the offset voltages Vov. Particularly, the DNL due to the OpAmp offset is reduced by a factor equal to the interpolation factor M (in this case equal to 8); in fact, the amplitude error for every interval is limited to Vov/8. Moreover, the DNL due to the comparator offset is reduced by a factor equal to the gain G of the OpAmps (in this case equal to 10). Indeed, the amplification reduces the comparator offset voltage at the input by a factor of G. Therefore, to obtain a DNL=±1/2LSB, while the conventional flash 10bit ADCs requires an offset of 150µV (not simply reachable), the interpolatedparallel scheme requires a value of 0.8mV, simply reachable.

interpolating values

Vont

Spitforent levels of

LSB = 4.LSB (privious LSB)

the one of cr and cs

Proble for different Ain + Ain

in the range but C1 and C5 livels

well have the same outuput

the idea

is to reduce the sain of


the limiting

companyous CA and CS

(A) Nove we have some analog out puts that are above & and some below

Give an betecked the level of

the missing compresenters



Vb1


Vb2

Example of a 10bit ADC with 300Msps:

In his

 128 differential OpAmps (G=10), each with 4+4 resistors and 8 comparators same total number of comparators (128.8=1024), hence same area and dissipation but advantages for a reduced C_{in} (128/1024), better DNL (V_{osOpAmp}/8 e V_{osComp}/Gain)

Ex. (-stry capacitance



Flash-ADC folding

(See next pro for further explanation

Fig. 9.

Ex.

Example, for an 8 bit interpolation ADC:

instead of 256 comparators, it needs just 64 (1/2 are removed)

<1LSB

silicon area, power dissipation, input stray

Fig. 9.4 shows the philosophy for the "folding" technique, which allows reducing the number of components used. The basic concept is that, by means of an analog signal pre-processing, we can separately obtain the MSBs and the LSBs. The former are obtained with a low resolution flash ADC whereas

As can be seen from Fig. 9.5 (on the right), the triangular signal suffers from a distortion near the peaks. This problem can be solved if we avoid using this part of the characteristic: we can use two different folding circuits (Fig. 9.5, on the left) with shifted characteristics; in this way, when a circuit is working in the "distorted area", the other is in the linear region around the zero. On the basis of Vin, a digital selector chooses which output must be

Gain C 1 Fain 4

(provious guin)

frequency equal to 650MHz with a resolution of 8bit and power dissipation of 850mW. Statistical surveys show that the current manufacturing tolerance degrees for the transistor preclude the possibility of obtaining more effective resolution of 10bit with the folding technique.


About the GaAs technology, it is particularly useful to make a flash Example of how to generate folds: converter with wide bandwidth: the MESFET technology allows the · via source-coupled pairs


(not asked at the exam) @ implementation of triangle wave ->

the latter is obtained by sending the input signal into the folding circuit that translates the input ramp into a saw tooth, with limited maximum excursion. In

the example in the figure, the maximum excursion for Vout is reduced by a factor of 16, and therefore the LSBs can be coded with a 4bits flash converter. The 4 MSBs indicate in which of the 16 intervals V_{in} is. In this way, we use only 30 comparators, instead of 256.

The main problem for this approach is due to the difficulty in obtaining the saw tooth signal; in fact, the analog circuit distorts a discontinuous signal. Actually, the folding circuit thus makes a triangular signal. It contains the same information of the saw-tooth signal, but requires a code different from the thermometric code because Vout increases with Vin in some intervals and decreases in the others.






Œ Different ways of folding

taken into account.

Δ

Naturally, it is possible to use a non-triangular characteristic. In Fig. 9.6a, for example, is shown the scheme of a folding converter that uses a "sinusoidal processing". The signal compression must be compensated by means of a non-linear quantization, with an inverse sinusoidal law. The Fig. 9.6b shows the use of a number of folding circuits, which is equal to the number of quantization level: if L is the number of LSBs, we use N=2^L folding circuits, whose characteristics are shifted with an angle equal to 90°/N. Every circuit supplies a simple comparator with a reference voltage equal to the ground. In this way, the information is based on the fact that the output voltage is greater or less than zero. This means that the linearity on the characteristic is not required, except around zero. Since the use of N folding circuits would ultimately undermine the efforts to reduce the number of components used, this scheme is used with the interpolation technique. For example, in Fig. 9.6c, there are only the first and the last folding circuits while a network of N-2 resistors recovers the missing signals.


A demonstration of the potential for such techniques is provided in Fig. 9.7, which shows the comparison in terms of area occupation and power dissipation between classical flash converters (full parallel) and the converter shown in Fig. 9.6c, which uses folding and interpolation techniques (new system). You can verify the obtained reduced area from the layouts. The more compact realization allows minimizing the jitter problems because the lesser distance between comparators reduces the timing uncertainty for the clock distribution. Fig. 9.7 shows the compromises between power dissipation and performance of the flash converters with a "normal" speed. The performance is represented by the effective number of bits as a function of input frequency. The power dissipation is a parameter. With the same performance, lesser number of comparators allows a great power reduction. The folding technique is a great solution for the high speed converter made th a bipolar technology: this technique allows obtaining a sampling




uple of a double folding circuit, in order to avoid non idealities of folded edges . other folding shapes can be used ..

realization of S&H stages with very high performance, for example with a with V_{ref1} < V_{ref2} < V_{ref3} < V_{ref4} slew-rate of 4.5kV/µs and jitter limited to only 3ps. About the resolution, the . as Vin changes, only one of M1, M3, M5, M7 is on problem related to the GaAs technology does not allow overcoming the 5bit for high speed converters.







(not asked)

Comparator

Comparison

Folder 4

Viet + 3/4 - 0

Folder 3


Viet + 214 * 1

Folder 2

Folder 1

Vref + 114 * A

Viet + 0/4 * 5



Many folding circuits (256), one for each quantiza

Folder 4

Vref + 3/4 + A

Folder 3

Folder 2


Ver+ 14*A

Folder 1


Ver+ 014 * 5


Vret + 2/4 * A

Few (2) folding circuits, followed by interpolation



©15






٥IS


(15

@15




Example of 4 folders with 4 folds each, so 16 zero-crossings, hence + 4 LSB bits ... anywat upper limit... due to added complexity.

Example of 4 folders with 4 resistor interpolators each, hence + 4 LSB bits ... other ideas?



G We should consider the all very, of the ideal 1/0 anno with 16 lovels.




Half-Flash-ADC

In the preceding paragraph, it is clear that the flash technique is very prohibitive for resolution above 10bit. In many applications, we need 10÷12bit of resolution with a sampling frequency above Msps, ensuring low power consumption. These specifications are not simply reconcilable with flash architecture. Moreover, we should prefer the CMOS technology, instead of the bipolar, to integrate the ADC with the signal processing stages, for example for video applications.

The "half-flash" technology (noticed as "two-step flash") allows significantly reducing the number of components, the power dissipation, and the input capacitance. In half-flash converters, the conversion is made with a cascade of two flash steps; a complete conversion therefore requires two steps.

Fig. 9.8 is a schematization of a common half-flash N bits converter. During the first step, the signal is applied to the first flash converter, which made a low resolution conversion (coarse quantization) obtaining the M MSBs. These are converted by a DAC, whose accuracy must be at least equal to that of the whole ADC, i.e. N bits. This value, which is an approximation of the input signal, is subtracted from the same input signal, and the result is the residual, i.e. the error committed approximating the signal with M bits. The residual is amplified and sent to the second flash that determines the L LSBs making the fine quantization. The output of the converters are summed, and the result is the N bits digital output. By and large, we desire to satisfy M+L>N in order to perform the correction of any conversion error; the


additional bits are named "overlap bits". The S&H stage is needed because a significant input variation between a conversion phase and another could bring non-reliable results.



The advantage of this configuration is evident. Consider a 12bits ADC: the flash realization should require 4096 comparators; instead, with the half-flash technique (as for example those of Fig. 9.9), we use 27+26=192 comparators, with an overlap of 1bit. With this resolution, we obtain a great reduction in terms of use of area and power dissipation; moreover, the input signal sees capacitance very much lower than that of an equal resolution flash ADC. The main drawback is the half conversion time because a complete conversion requires two clock cycles.

For example, we can mention two Analog Devices 10bits ADCs, fabricated in TTI bipolar technology: the AD9020 allows a sampling frequency of 60Msps with power consumption of 3W while the half-flash AD9040 can sample up to 40Msps with consumption of only 900mW.

As a typical half-flash example, consider the ADC depicted in Fig. 9.9 with the clock signal temporization; it is made in CMOS technology and has a resolution of 12bit, a sampling frequency of 5Msps, and power dissipation of only 200mW. The operation is controlled by two clock signals, Φ_1 and Φ_2 . During the phase "sampling/offset cancellation", Φ_1 and Φ_2 are both high: an S&H samples the analog signal, the comparators for both the flash stages are in the "offset storage" phase, and the DAC and the adder are reset. When Φ_1 goes down, the first stage comparators are "strobed", i.e. produce the corresponding thermometric code for the MSBs while the second stage comparators are in the "tracking" phase, i.e. have the output of the adder as an input. At this point, the conversion is made. When Φ_2 goes down, also the second stage comparators are in the "strobe" phase and made the fine quantization.



Such an operation is typical of the CMOS switched capacitors (SC) implementation. Fig. 9.10 shows the basic structure of a "charge balancing" SC comparator. The clocks Φ_1 and Φ_2 work in a complementary way: when Φ_1 is high, the capacitance C_1 is charged with the tension V_{i2} - V_{ov} , and the parasitic capacitance C_p is charged to V_{ov}·A/(A₀+1)≈V_{ov}. During the second phase, Φ_2 is high, and the comparator works in an open-loop: the capacitance C_p is charged with the tension $V_{ov} - (V_{i2} - V_{i1}) \cdot C_1 / (C_1 + C_p)$, the output voltage therefore depends only on (V_{i1}-V_{i2}), not on V_{ov}.

The Fig. 9.12 shows the simplified structure of a part of the ADC. The thermometric code produced by the first flash directly controls the DAC that is constituted by an equal value capacitance network. During the reset phase,

the switch Sp is ON while the output of the comparators are held to zero. In the following phase, Sp is OFF while, if the thermometric code has a value n (i.e. if it has a number n of "1"), the first n capacitors will receive a voltage V_{ref}, and the remaining N-n capacitors will be held to the ground, so the DAC output voltage will be Vo=Vref n/N. Because the errors of the first flash are minimized by the digital error correction, the whole ADC linearity is determined firstly by the DAC, which must be designed accurately. In this case, the DAC configuration ensures the monotonicity while the measured accuracy is effectively 12bit. The voltage Vo reaches the adder amplifier, made with the SC technique, whose structure is similar to that of the comparator shown in Fig. 9.10. During the reset phase, the node D0 (Fig. 9.12) is discharged to the ground while S_1 and S_3 are ON. During the conversion phase, S1 and S3 are open while S2 is closed, so the adder will produce a voltage depending on the difference between Vin and Vo. The amplification of this difference depends on the ratio between the capacitance values: in this case, C1=C2=C3 holds, and therefore the residual Vin-Vo is not

PERFORMANCE OF A/D CONVERTER						
T EXPORMANCE OF	N/D CONVERTER					
Differential Linearity	12 b					
Conversion Rate	5 MHz	 		 		
Peak SNDR	65 dB					
Input Range	5 V					
Power	200 mW					

resolution. About the conversion time, we can assume that it is directly proportional to the number of stages.

Pipelined ADC

We see that the half-flash and multi-steps configurations allow, in respect of flash ADCs, greatly minimizing the occupation of area and the power dissipation, at the expense of the conversion speed. Some applications require, at the same time, high resolution and a great sampling frequency. For example, in the field of video applications, the HDTV devices need

converters with 10bits and a sampling frequency up to 75Msps. A quick comparison of the architecture allows making the following comments:

- · 10bit and 75Msps with flash technique means great area consumption, very high power dissipation (2.8W), and absolute need for bipolar technology;
- 10bit with half-flash technique brings to a maximum frequency of 40Msps and consumption of 1W using the bipolar technology while, with CMOS, we obtain a lower frequency, in the order of few Msps.

We have to consider that, in some applications, the resolution required by the ADC tends to increase; for example, the technological improvements in the field of the image sensors (i.e. CCD) will lead to design a converter with 12÷13bits with low power dissipation. The demand for a high sampling frequency, low area occupation, and moderate power consumption is fully satisfied by using a *pipelined* converter.

Fig. 9.18 shows the structure of a typical pipelined ADC. It is composed of m stages, each of which contains an S&H amplifier, a low resolution flash ADC (typically with resolution of 1÷4bit), a DAC, and an analog adder. In respect of the multistage structure, in the pipelined structure, there is an S&H between a stage and the following; in this way, after the conversion of the i-th stage, the residual which reaches the (i+1)-th stage is maintained by the S&H.


OTR MS8 BIT1-12

Example of a 4-step ADC:

First 3bit and second 3bit flash ADCs, then first 4bit and second 4bit half-flash Overall just 48 comparators !

In doing so, the i-th stage can reach a new sample. In a pipelined ADC with m stages, the sampling frequency is equal to the clock frequency while every conversion requires m clock cycles, and therefore the code for a certain sample appears at the output after a certain delay named the latency or pipeline delay. This delay, in many applications, is not a problem. For example, in television or telephonic broadcasts, an additional delay is not important if compared with the delay attributable to the signal propagation. About the error correction and the overlap bits, the same consideration made in the preceding paragraph is valid. To obtain a parallel output in the

pipelined ADC, delay lines are needed; these are made with shift registers.



multistep + S&H before

Lionversion time improves of a factor m = # stages (+54H))

each stage


m-stages each one composed by:

ADC Flash (low resolution 1+4bit), DAC, analog adder and amplifying S&H

Compared to multistep ADC, now S&Hs allow parallel-pipelined processing (like bucket-brigade)

During the design phase, we need to properly choose the number of stages, and it is made on the basis of different considerations. As an initial analysis, we can say that increasing the number of stages there means:

- minimizing the hardware: to this end, the maximum saving is obtained with *n* stages with 1bit, which means that only *n* comparators are needed;
- · greatly reducing the input capacitance, which allows reducing the load of the analog circuits, firstly of the S&H and, therefore, increasing the speed;
- reducing the amplification of the residual between one stage and the following one and, thus making the amplifier's response faster because the GBWP is set by the technology;
- deteriorating the accuracy because, stage after stage, the noise increases. The compromises between speed and accuracy and the considerations on area occupation and power consumption determine the choice of the number of stages.



Digital self-calibration techniques are suitable to the CMOS and BiCMOS technologies, which are more complex correction algorithms. For example, in a commercial 15bits pipelined ADC, made by 17 1bit stages, the DAC and residual amplifier errors (due to the charge injection, the comparator offset, and the capacitance mismatches) determine a non-ideal relationship between the input voltage and the output voltage for each stage, i.e. the received residual and the residual produced by the stage. To self-calibrate, during the calibration period (which requires, in this case, around 70ms), on-chip electronics analyze the in/out characteristic of each stage, and the parameters are stored in a small memory to be used by the calibration algorithm during the normal operations. The converter has a DNL limited to $\pm \frac{1}{4}$ LSB.

Fig. 9.20 shows the timing graph for the converter. When T&H1 tracks the input signal Vin, the comparators of ADC1 are in the tracking phase, too; therefore, their outputs, which control the DAC switches, change the input signal response, and, consequently, also the adder output (i.e. the residual) is modified. The residual variation is neglected by T&H2, which is in the hold phase. When the clock is low, T&H1 switch is in the hold phase, and, because ADC1 determines an approximation limited to only 4bits of the sampled signal, the first stage comparators receive the latch signal (indicated with, "regenerate") after only 1ns; i.e. when the T&H1 output reaches the final value with an approximation of 4bits and therefore long before it reaches an 10bits approximation. The DAC and T&H1 outputs continue the adjustments during the following 4ns while T&H2 is in the track phase, for which it follows the residual up to the final value. When the clock switches, T&H2 is in the hold phase while ADC2 tracks the signal.




Fig. 9.20: Pipelined ADC timing graph.

Fig. 9.21a shows the conceptual scheme for a pipelined ADC with N bits, made with N stages with 1bit. Its operation can be described by the following algorithm:


$V(i+1)=2 \cdot [V(i)-b_i \cdot V_r]$ for i=1, 2, ... N with: $V(1)=V_a >0$; $V_r=(V_a)_{max}/2$; $b_i=1$ if V(i)>0; $b_i=0$ if V(i)<0.

Fig. 9.21b shows the practical realization which uses the switched capacitor technique, whereby the switching operations of comparators and OpAmps implicitly made also the signal sampling and, therefore, contains the S&H, which cannot be implemented as, instead, is necessary with the bipolar technology.

The main limitation of the pipeline ADC accuracy made with MOS technology consists of capacitance values' coupling error (mismatches) and charge injection due to parasitic capacitance, as well as the comparators offset. Fig. 9.22 shows the possible problems due to the non-ideality of the block which made the pipelined ADC. For example, the comparators offset reduction techniques cannot remove the DAC non-linearity effects or the gain error in the residual amplification; these errors are the main contributions to the ADC non-linearity, supposing that they are not corrected by means of appropriate calibration techniques.

The current trend is to use cheaper and more effective calibration techniques particularly because the trimming process or the use of sophisticated technologies with high precision significantly increases the cost. For example, the realization of capacitors with high precision can be nullified by the parasitic capacitors introduced by the package in which the chip is enclosed.

In CMOS technology, it is easy to use self-calibration techniques, which act when the device works with the actual conditions. We can, for example, use adjustable capacitors, whose adjustment is entrusted to internal calibration logic. The adjustment occurs when the device is on; in such a case, the parameters computed by the calibration logic will suffer from some variations during the device operations. In other cases, the calibration is periodically made during the normal operations: it is the case of video application converters, in which the calibration logic intervenes in between a frame and the following.



For example: Nbit pipelined ADC

Fig. 9.25

with N stages of 1bit each

S/H

S/H

Overall sampling rate is N-fold that of a single channel

The channel operate in sequence

Time-interleaved ADC

To obtain a high sampling frequency, we can use two or more ADCs connected in parallel, obtaining a structure named the "time interleaved array". As shown in Fig. 9.25, this structure is made of C identical converters with N bits, each of which proceeded by an S&H. In every "channel", the input signal is sampled with a frequency equal to $1/(C \cdot T)$, where T is the clock period and C is the number of channels. The channels work sequentially, thus the sampling frequency of the whole ADC is n times

greater than that of the single converter whereas resolution and the maximum frequency of the input signal are unchanged.

This technique can be used to attain a conversion speed non-achievable with single converters, or when it is advantageous to obtain conversion speed by employing a series of slower converters rather than use a more complex single converter.

channels behavior and the non-regularity of the sampling intervals. For example, if the channels have a different offset, it can happen that, with a constant input, every channel produces a different code.

spurious frequencies at the multiples of f_S/C (Fig. 9.26, at the top). If, instead,

as shown in Fig. 9.26 (in the center). The irregularities of the sampling intervals are due to systematic timing errors between channels (skew), which produces spurious components whose frequencies are the same as those due to the offset error, but its amplitude grows with the input signal frequency (Fig. 9.26, at the bottom).

